We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 7ac674c commit 18e44c2Copy full SHA for 18e44c2
llvm/lib/Target/AArch64/AArch64FrameLowering.cpp
@@ -370,11 +370,6 @@ static StackOffset getSVEStackSize(const MachineFunction &MF) {
370
return getZPRStackSize(MF) + getPPRStackSize(MF);
371
}
372
373
-static bool hasSVEStackSize(const MachineFunction &MF) {
374
- const AArch64FunctionInfo *AFI = MF.getInfo<AArch64FunctionInfo>();
375
- return AFI->getStackSizeZPR() > 0 || AFI->getStackSizePPR() > 0;
376
-}
377
-
378
/// Returns true if PPRs are spilled as ZPRs.
379
static bool arePPRsSpilledAsZPR(const MachineFunction &MF) {
380
return MF.getSubtarget().getRegisterInfo()->getSpillSize(
0 commit comments