Skip to content

Commit 637ed52

Browse files
committed
[RISCV] Remove old test case. NFC
This seemed to be testing a pattern for an RV64 Zbp instruction, but on RV32. On RV32, it's just swizzling registers so isn't very interesting.
1 parent 13e32a8 commit 637ed52

File tree

1 file changed

+0
-17
lines changed

1 file changed

+0
-17
lines changed

llvm/test/CodeGen/RISCV/rv32zbkb.ll

Lines changed: 0 additions & 17 deletions
Original file line numberDiff line numberDiff line change
@@ -105,23 +105,6 @@ define i64 @pack_i64_3(ptr %0, ptr %1) {
105105
ret i64 %8
106106
}
107107

108-
; As we are not matching directly i64 code patterns on RV32 some i64 patterns
109-
; don't have yet any matching bit manipulation instructions on RV32.
110-
; This test is presented here in case future expansions of the Bitmanip
111-
; extensions introduce instructions suitable for this pattern.
112-
113-
define i64 @packu_i64(i64 %a, i64 %b) nounwind {
114-
; CHECK-LABEL: packu_i64:
115-
; CHECK: # %bb.0:
116-
; CHECK-NEXT: mv a0, a1
117-
; CHECK-NEXT: mv a1, a3
118-
; CHECK-NEXT: ret
119-
%shr = lshr i64 %a, 32
120-
%shr1 = and i64 %b, -4294967296
121-
%or = or i64 %shr1, %shr
122-
ret i64 %or
123-
}
124-
125108
define i32 @packh_i32(i32 %a, i32 %b) nounwind {
126109
; RV32I-LABEL: packh_i32:
127110
; RV32I: # %bb.0:

0 commit comments

Comments
 (0)