@@ -130,9 +130,9 @@ static void qcom_spi_set_read_loc_first(struct qcom_nand_controller *snandc,
130
130
int is_last_read_loc )
131
131
{
132
132
__le32 locreg_val ;
133
- u32 val = ((( cw_offset ) << READ_LOCATION_OFFSET ) |
134
- (( read_size ) << READ_LOCATION_SIZE ) | (( is_last_read_loc )
135
- << READ_LOCATION_LAST ) );
133
+ u32 val = FIELD_PREP ( READ_LOCATION_OFFSET_MASK , cw_offset ) |
134
+ FIELD_PREP ( READ_LOCATION_SIZE_MASK , read_size ) |
135
+ FIELD_PREP ( READ_LOCATION_LAST_MASK , is_last_read_loc );
136
136
137
137
locreg_val = cpu_to_le32 (val );
138
138
@@ -151,9 +151,9 @@ static void qcom_spi_set_read_loc_last(struct qcom_nand_controller *snandc,
151
151
int is_last_read_loc )
152
152
{
153
153
__le32 locreg_val ;
154
- u32 val = ((( cw_offset ) << READ_LOCATION_OFFSET ) |
155
- (( read_size ) << READ_LOCATION_SIZE ) | (( is_last_read_loc )
156
- << READ_LOCATION_LAST ) );
154
+ u32 val = FIELD_PREP ( READ_LOCATION_OFFSET_MASK , cw_offset ) |
155
+ FIELD_PREP ( READ_LOCATION_SIZE_MASK , read_size ) |
156
+ FIELD_PREP ( READ_LOCATION_LAST_MASK , is_last_read_loc );
157
157
158
158
locreg_val = cpu_to_le32 (val );
159
159
@@ -352,7 +352,7 @@ static int qcom_spi_ecc_init_ctx_pipelined(struct nand_device *nand)
352
352
FIELD_PREP (ECC_MODE_MASK , 0 ) |
353
353
FIELD_PREP (ECC_PARITY_SIZE_BYTES_BCH_MASK , ecc_cfg -> ecc_bytes_hw );
354
354
355
- ecc_cfg -> ecc_buf_cfg = 0x203 << NUM_STEPS ;
355
+ ecc_cfg -> ecc_buf_cfg = FIELD_PREP ( NUM_STEPS_MASK , 0x203 ) ;
356
356
ecc_cfg -> clrflashstatus = FS_READY_BSY_N ;
357
357
ecc_cfg -> clrreadstatus = 0xc0 ;
358
358
@@ -483,7 +483,8 @@ static int qcom_spi_block_erase(struct qcom_nand_controller *snandc)
483
483
snandc -> regs -> cmd = snandc -> qspi -> cmd ;
484
484
snandc -> regs -> addr0 = snandc -> qspi -> addr1 ;
485
485
snandc -> regs -> addr1 = snandc -> qspi -> addr2 ;
486
- snandc -> regs -> cfg0 = cpu_to_le32 (ecc_cfg -> cfg0_raw & ~(7 << CW_PER_PAGE ));
486
+ snandc -> regs -> cfg0 = cpu_to_le32 ((ecc_cfg -> cfg0_raw & ~CW_PER_PAGE_MASK ) |
487
+ FIELD_PREP (CW_PER_PAGE_MASK , 0 ));
487
488
snandc -> regs -> cfg1 = cpu_to_le32 (ecc_cfg -> cfg1_raw );
488
489
snandc -> regs -> exec = cpu_to_le32 (1 );
489
490
@@ -560,8 +561,8 @@ static int qcom_spi_read_last_cw(struct qcom_nand_controller *snandc,
560
561
snandc -> regs -> addr0 = (snandc -> qspi -> addr1 | cpu_to_le32 (col ));
561
562
snandc -> regs -> addr1 = snandc -> qspi -> addr2 ;
562
563
563
- cfg0 = (ecc_cfg -> cfg0_raw & ~( 7U << CW_PER_PAGE ) ) |
564
- 0 << CW_PER_PAGE ;
564
+ cfg0 = (ecc_cfg -> cfg0_raw & ~CW_PER_PAGE_MASK ) |
565
+ FIELD_PREP ( CW_PER_PAGE_MASK , 0 ) ;
565
566
cfg1 = ecc_cfg -> cfg1_raw ;
566
567
ecc_bch_cfg = ECC_CFG_ECC_DISABLE ;
567
568
@@ -671,8 +672,8 @@ static int qcom_spi_read_cw_raw(struct qcom_nand_controller *snandc, u8 *data_bu
671
672
qcom_clear_bam_transaction (snandc );
672
673
raw_cw = num_cw - 1 ;
673
674
674
- cfg0 = (ecc_cfg -> cfg0_raw & ~( 7U << CW_PER_PAGE ) ) |
675
- 0 << CW_PER_PAGE ;
675
+ cfg0 = (ecc_cfg -> cfg0_raw & ~CW_PER_PAGE_MASK ) |
676
+ FIELD_PREP ( CW_PER_PAGE_MASK , 0 ) ;
676
677
cfg1 = ecc_cfg -> cfg1_raw ;
677
678
ecc_bch_cfg = ECC_CFG_ECC_DISABLE ;
678
679
@@ -789,8 +790,8 @@ static int qcom_spi_read_page_ecc(struct qcom_nand_controller *snandc,
789
790
snandc -> buf_start = 0 ;
790
791
qcom_clear_read_regs (snandc );
791
792
792
- cfg0 = (ecc_cfg -> cfg0 & ~( 7U << CW_PER_PAGE ) ) |
793
- ( num_cw - 1 ) << CW_PER_PAGE ;
793
+ cfg0 = (ecc_cfg -> cfg0 & ~CW_PER_PAGE_MASK ) |
794
+ FIELD_PREP ( CW_PER_PAGE_MASK , num_cw - 1 );
794
795
cfg1 = ecc_cfg -> cfg1 ;
795
796
ecc_bch_cfg = ecc_cfg -> ecc_bch_cfg ;
796
797
@@ -882,8 +883,8 @@ static int qcom_spi_read_page_oob(struct qcom_nand_controller *snandc,
882
883
qcom_clear_read_regs (snandc );
883
884
qcom_clear_bam_transaction (snandc );
884
885
885
- cfg0 = (ecc_cfg -> cfg0 & ~( 7U << CW_PER_PAGE ) ) |
886
- ( num_cw - 1 ) << CW_PER_PAGE ;
886
+ cfg0 = (ecc_cfg -> cfg0 & ~CW_PER_PAGE_MASK ) |
887
+ FIELD_PREP ( CW_PER_PAGE_MASK , num_cw - 1 );
887
888
cfg1 = ecc_cfg -> cfg1 ;
888
889
ecc_bch_cfg = ecc_cfg -> ecc_bch_cfg ;
889
890
@@ -993,8 +994,8 @@ static int qcom_spi_program_raw(struct qcom_nand_controller *snandc,
993
994
int num_cw = snandc -> qspi -> num_cw ;
994
995
u32 cfg0 , cfg1 , ecc_bch_cfg ;
995
996
996
- cfg0 = (ecc_cfg -> cfg0_raw & ~( 7U << CW_PER_PAGE ) ) |
997
- ( num_cw - 1 ) << CW_PER_PAGE ;
997
+ cfg0 = (ecc_cfg -> cfg0_raw & ~CW_PER_PAGE_MASK ) |
998
+ FIELD_PREP ( CW_PER_PAGE_MASK , num_cw - 1 );
998
999
cfg1 = ecc_cfg -> cfg1_raw ;
999
1000
ecc_bch_cfg = ECC_CFG_ECC_DISABLE ;
1000
1001
@@ -1076,8 +1077,8 @@ static int qcom_spi_program_ecc(struct qcom_nand_controller *snandc,
1076
1077
int num_cw = snandc -> qspi -> num_cw ;
1077
1078
u32 cfg0 , cfg1 , ecc_bch_cfg , ecc_buf_cfg ;
1078
1079
1079
- cfg0 = (ecc_cfg -> cfg0 & ~( 7U << CW_PER_PAGE ) ) |
1080
- ( num_cw - 1 ) << CW_PER_PAGE ;
1080
+ cfg0 = (ecc_cfg -> cfg0 & ~CW_PER_PAGE_MASK ) |
1081
+ FIELD_PREP ( CW_PER_PAGE_MASK , num_cw - 1 );
1081
1082
cfg1 = ecc_cfg -> cfg1 ;
1082
1083
ecc_bch_cfg = ecc_cfg -> ecc_bch_cfg ;
1083
1084
ecc_buf_cfg = ecc_cfg -> ecc_buf_cfg ;
@@ -1153,8 +1154,8 @@ static int qcom_spi_program_oob(struct qcom_nand_controller *snandc,
1153
1154
int num_cw = snandc -> qspi -> num_cw ;
1154
1155
u32 cfg0 , cfg1 , ecc_bch_cfg , ecc_buf_cfg ;
1155
1156
1156
- cfg0 = (ecc_cfg -> cfg0 & ~( 7U << CW_PER_PAGE ) ) |
1157
- ( num_cw - 1 ) << CW_PER_PAGE ;
1157
+ cfg0 = (ecc_cfg -> cfg0 & ~CW_PER_PAGE_MASK ) |
1158
+ FIELD_PREP ( CW_PER_PAGE_MASK , num_cw - 1 );
1158
1159
cfg1 = ecc_cfg -> cfg1 ;
1159
1160
ecc_bch_cfg = ecc_cfg -> ecc_bch_cfg ;
1160
1161
ecc_buf_cfg = ecc_cfg -> ecc_buf_cfg ;
0 commit comments