Skip to content

Commit 7c87711

Browse files
rtauro1895Thomas Hellström
authored andcommitted
drm/xe/xe_gt_idle: use GT forcewake domain assertion
The rc6 registers used in disable_c6 function belong to the GT forcewake domain. Hence change the forcewake assertion to check GT forcewake domain. v2: add fixes tag (Himal) Fixes: 975e4a3 ("drm/xe: Manually setup C6 when skip_guc_pc is set") Signed-off-by: Riana Tauro <riana.tauro@intel.com> Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com> Reviewed-by: Himal Prasad Ghimiray <himal.prasad.ghimiray@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20240606100842.956072-2-riana.tauro@intel.com Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com> (cherry picked from commit 21b7085) Signed-off-by: Thomas Hellström <thomas.hellstrom@linux.intel.com>
1 parent a9f9b30 commit 7c87711

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

drivers/gpu/drm/xe/xe_gt_idle.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -199,7 +199,7 @@ void xe_gt_idle_enable_c6(struct xe_gt *gt)
199199
void xe_gt_idle_disable_c6(struct xe_gt *gt)
200200
{
201201
xe_device_assert_mem_access(gt_to_xe(gt));
202-
xe_force_wake_assert_held(gt_to_fw(gt), XE_FORCEWAKE_ALL);
202+
xe_force_wake_assert_held(gt_to_fw(gt), XE_FW_GT);
203203

204204
xe_mmio_write32(gt, PG_ENABLE, 0);
205205
xe_mmio_write32(gt, RC_CONTROL, 0);

0 commit comments

Comments
 (0)