Skip to content

Commit 548f9a3

Browse files
tombageertu
authored andcommitted
clk: renesas: r8a779h0: Add display clocks
Add display related clocks for DU, DSI, FCPVD, and VSPD. Signed-off-by: Tomi Valkeinen <tomi.valkeinen+renesas@ideasonboard.com> Reviewed-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> Tested-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20241206-rcar-gh-dsi-v3-5-d74c2166fa15@ideasonboard.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent ee47b94 commit 548f9a3

File tree

1 file changed

+4
-0
lines changed

1 file changed

+4
-0
lines changed

drivers/clk/renesas/r8a779h0-cpg-mssr.c

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -177,6 +177,9 @@ static const struct mssr_mod_clk r8a779h0_mod_clks[] __initconst = {
177177
DEF_MOD("canfd0", 328, R8A779H0_CLK_SASYNCPERD2),
178178
DEF_MOD("csi40", 331, R8A779H0_CLK_CSI),
179179
DEF_MOD("csi41", 400, R8A779H0_CLK_CSI),
180+
DEF_MOD("dis0", 411, R8A779H0_CLK_VIOBUSD2),
181+
DEF_MOD("dsitxlink0", 415, R8A779H0_CLK_VIOBUSD2),
182+
DEF_MOD("fcpvd0", 508, R8A779H0_CLK_VIOBUSD2),
180183
DEF_MOD("hscif0", 514, R8A779H0_CLK_SASYNCPERD1),
181184
DEF_MOD("hscif1", 515, R8A779H0_CLK_SASYNCPERD1),
182185
DEF_MOD("hscif2", 516, R8A779H0_CLK_SASYNCPERD1),
@@ -225,6 +228,7 @@ static const struct mssr_mod_clk r8a779h0_mod_clks[] __initconst = {
225228
DEF_MOD("vin15", 811, R8A779H0_CLK_S0D4_VIO),
226229
DEF_MOD("vin16", 812, R8A779H0_CLK_S0D4_VIO),
227230
DEF_MOD("vin17", 813, R8A779H0_CLK_S0D4_VIO),
231+
DEF_MOD("vspd0", 830, R8A779H0_CLK_VIOBUSD2),
228232
DEF_MOD("wdt1:wdt0", 907, R8A779H0_CLK_R),
229233
DEF_MOD("cmt0", 910, R8A779H0_CLK_R),
230234
DEF_MOD("cmt1", 911, R8A779H0_CLK_R),

0 commit comments

Comments
 (0)