Skip to content

Commit 41b0861

Browse files
committed
clk: sophgo: Add clock controller support for SG2044 SoC
Add clock driver and clock definition for SG2044 SoC. Reviewed-by: Chen Wang <unicorn_wang@outlook.com> Link: https://lore.kernel.org/r/20250418020325.421257-6-inochiama@gmail.com Signed-off-by: Inochi Amaoto <inochiama@gmail.com> Signed-off-by: Chen Wang <unicorn_wang@outlook.com> Signed-off-by: Chen Wang <wangchen20@iscas.ac.cn>
1 parent ff52407 commit 41b0861

File tree

3 files changed

+1822
-0
lines changed

3 files changed

+1822
-0
lines changed

drivers/clk/sophgo/Kconfig

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -38,6 +38,15 @@ config CLK_SOPHGO_SG2042_RPGATE
3838
clock from Clock Generator IP as input.
3939
This driver provides Gate function for RP.
4040

41+
config CLK_SOPHGO_SG2044
42+
tristate "Sophgo SG2044 clock controller support"
43+
depends on ARCH_SOPHGO || COMPILE_TEST
44+
help
45+
This driver supports the clock controller on the Sophgo SG2044
46+
SoC. This controller requires mulitple PLL clock as input.
47+
This clock control provides PLL clocks and common clock function
48+
for various IPs on the SoC.
49+
4150
config CLK_SOPHGO_SG2044_PLL
4251
tristate "Sophgo SG2044 PLL clock controller support"
4352
depends on ARCH_SOPHGO || COMPILE_TEST

drivers/clk/sophgo/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -9,4 +9,5 @@ clk-sophgo-cv1800-y += clk-cv18xx-pll.o
99
obj-$(CONFIG_CLK_SOPHGO_SG2042_CLKGEN) += clk-sg2042-clkgen.o
1010
obj-$(CONFIG_CLK_SOPHGO_SG2042_PLL) += clk-sg2042-pll.o
1111
obj-$(CONFIG_CLK_SOPHGO_SG2042_RPGATE) += clk-sg2042-rpgate.o
12+
obj-$(CONFIG_CLK_SOPHGO_SG2044) += clk-sg2044.o
1213
obj-$(CONFIG_CLK_SOPHGO_SG2044_PLL) += clk-sg2044-pll.o

0 commit comments

Comments
 (0)