Skip to content

Commit 2de72bb

Browse files
robherringdamien-lemoal
authored andcommitted
dt-bindings: ata: Convert st,ahci to DT schema
Convert the ST AHCI SATA Controller to DT schema format. The phy-names changes from "ahci_phy" to "sata-phy" with the inclusion of ahci-common.yaml. That's an ABI change, but the Linux driver at least ignores the names. The binding uses "ports-implemented" property, so including ahci-common.yaml is required. Signed-off-by: Rob Herring (Arm) <robh@kernel.org> Signed-off-by: Damien Le Moal <dlemoal@kernel.org>
1 parent f07f2b3 commit 2de72bb

File tree

2 files changed

+72
-35
lines changed

2 files changed

+72
-35
lines changed

Documentation/devicetree/bindings/ata/ahci-st.txt

Lines changed: 0 additions & 35 deletions
This file was deleted.
Lines changed: 72 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,72 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/ata/st,ahci.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: STMicroelectronics STi SATA controller
8+
9+
maintainers:
10+
- Patrice Chotard <patrice.chotard@foss.st.com>
11+
12+
allOf:
13+
- $ref: ahci-common.yaml#
14+
15+
properties:
16+
compatible:
17+
const: st,ahci
18+
19+
interrupt-names:
20+
items:
21+
- const: hostc
22+
23+
clocks:
24+
maxItems: 1
25+
26+
clock-names:
27+
items:
28+
- const: ahci_clk
29+
30+
resets:
31+
items:
32+
- description: Power-down line
33+
- description: Soft-reset line
34+
- description: Power-reset line
35+
36+
reset-names:
37+
items:
38+
- const: pwr-dwn
39+
- const: sw-rst
40+
- const: pwr-rst
41+
42+
required:
43+
- compatible
44+
- interrupt-names
45+
- phys
46+
- phy-names
47+
- clocks
48+
- clock-names
49+
50+
unevaluatedProperties: false
51+
52+
examples:
53+
- |
54+
#include <dt-bindings/interrupt-controller/arm-gic.h>
55+
#include <dt-bindings/phy/phy.h>
56+
#include <dt-bindings/reset/stih407-resets.h>
57+
#include <dt-bindings/clock/stih407-clks.h>
58+
59+
sata@9b20000 {
60+
compatible = "st,ahci";
61+
reg = <0x9b20000 0x1000>;
62+
interrupts = <GIC_SPI 159 IRQ_TYPE_NONE>;
63+
interrupt-names = "hostc";
64+
phys = <&phy_port0 PHY_TYPE_SATA>;
65+
phy-names = "sata-phy";
66+
resets = <&powerdown STIH407_SATA0_POWERDOWN>,
67+
<&softreset STIH407_SATA0_SOFTRESET>,
68+
<&softreset STIH407_SATA0_PWR_SOFTRESET>;
69+
reset-names = "pwr-dwn", "sw-rst", "pwr-rst";
70+
clocks = <&clk_s_c0_flexgen CLK_ICN_REG>;
71+
clock-names = "ahci_clk";
72+
};

0 commit comments

Comments
 (0)