-
Notifications
You must be signed in to change notification settings - Fork 21
Open
Description
I tried to implement MUX gate with using this new MK algo.
There is no issue with AND, ANDNY and OR gates.
But errors appears when directly pass u1 and u2 over OR gates.
Errors are not consistence via different trials.
example passing 1, 1, 1, into MUX
sometime, we get logic 0, sometime we get logic 1.
Metadata
Metadata
Assignees
Labels
No labels