Skip to content

Commit b8bd839

Browse files
committed
Fix indentation
1 parent 9a009b1 commit b8bd839

File tree

1 file changed

+157
-157
lines changed

1 file changed

+157
-157
lines changed

device.yml

Lines changed: 157 additions & 157 deletions
Original file line numberDiff line numberDiff line change
@@ -28,51 +28,51 @@ registers:
2828
Channel3:
2929
offset: 3
3030
DigitalInputState:
31-
address: 34
32-
access: Event
33-
type: U8
34-
maskType: DigitalInputs
35-
description: State of the digital input pin 0.
31+
address: 34
32+
access: Event
33+
type: U8
34+
maskType: DigitalInputs
35+
description: State of the digital input pin 0.
3636
Reserved0: &ReservedReg
37-
address: 35
38-
access: Read
39-
visibility: private
40-
type: U8
41-
description: Reserved
37+
address: 35
38+
access: Read
39+
visibility: private
40+
type: U8
41+
description: Reserved
4242
Reserved1:
43-
<<: *ReservedReg
44-
address: 36
43+
<<: *ReservedReg
44+
address: 36
4545
RangeAndFilter:
46-
address: 37
47-
access: Write
48-
type: U8
49-
maskType: RangeAndFilterConfig
50-
description: Sets the range and LowPass filter cutoff of the ADC.
46+
address: 37
47+
access: Write
48+
type: U8
49+
maskType: RangeAndFilterConfig
50+
description: Sets the range and LowPass filter cutoff of the ADC.
5151
SamplingRate:
52-
address: 38
53-
access: Write
54-
type: U8
55-
maskType: SamplingRateMode
56-
description: Sets the sampling frequency of the ADC.
52+
address: 38
53+
access: Write
54+
type: U8
55+
maskType: SamplingRateMode
56+
description: Sets the sampling frequency of the ADC.
5757
DI0Trigger:
58-
address: 39
59-
access: Write
60-
type: U8
61-
maskType: TriggerConfig
62-
description: Configuration of the digital input pin 0.
58+
address: 39
59+
access: Write
60+
type: U8
61+
maskType: TriggerConfig
62+
description: Configuration of the digital input pin 0.
6363
DO0Sync:
64-
address: 40
65-
access: Write
66-
type: U8
67-
maskType: SyncConfig
68-
description: Configuration of the digital output pin 0.
64+
address: 40
65+
access: Write
66+
type: U8
67+
maskType: SyncConfig
68+
description: Configuration of the digital output pin 0.
6969
DO0PulseWidth:
70-
address: 41
71-
access: Write
72-
type: U8
73-
minValue: 1
74-
maxValue: 255
75-
description: Pulse duration (ms) for the digital output pin 0. The pulse will only be emitted when DO0Sync == Pulse.
70+
address: 41
71+
access: Write
72+
type: U8
73+
minValue: 1
74+
maxValue: 255
75+
description: Pulse duration (ms) for the digital output pin 0. The pulse will only be emitted when DO0Sync == Pulse.
7676
DigitalOutputSet: &output
7777
address: 42
7878
type: U8
@@ -93,168 +93,168 @@ registers:
9393
access: [Write, Event]
9494
description: Write the state of all digital output lines. An event will be emitted when the value of any pin was changed by a threshold event.
9595
Reserved2:
96-
<<: *ReservedReg
97-
address: 46
96+
<<: *ReservedReg
97+
address: 46
9898
Reserved3:
99-
<<: *ReservedReg
100-
address: 47
99+
<<: *ReservedReg
100+
address: 47
101101
SyncOutput:
102-
address: 48
103-
access: Write
104-
type: U8
105-
maskType: StartSyncOutputTarget
106-
description: Digital output that will be set when acquisition starts.
102+
address: 48
103+
access: Write
104+
type: U8
105+
maskType: StartSyncOutputTarget
106+
description: Digital output that will be set when acquisition starts.
107107
Reserved4:
108-
<<: *ReservedReg
109-
address: 49
108+
<<: *ReservedReg
109+
address: 49
110110
Reserved5:
111-
<<: *ReservedReg
112-
address: 50
111+
<<: *ReservedReg
112+
address: 50
113113
Reserved6:
114-
<<: *ReservedReg
115-
address: 51
114+
<<: *ReservedReg
115+
address: 51
116116
Reserved7:
117-
<<: *ReservedReg
118-
address: 52
117+
<<: *ReservedReg
118+
address: 52
119119
Reserved8:
120-
<<: *ReservedReg
121-
address: 53
120+
<<: *ReservedReg
121+
address: 53
122122
Reserved9:
123-
<<: *ReservedReg
124-
address: 54
123+
<<: *ReservedReg
124+
address: 54
125125
Reserved10:
126-
<<: *ReservedReg
127-
address: 55
126+
<<: *ReservedReg
127+
address: 55
128128
Reserved11:
129-
<<: *ReservedReg
130-
address: 56
129+
<<: *ReservedReg
130+
address: 56
131131
Reserved12:
132-
<<: *ReservedReg
133-
address: 57
132+
<<: *ReservedReg
133+
address: 57
134134
DO0TargetChannel: &targetchannel
135-
address: 58
136-
access: Write
137-
type: U8
138-
maskType: AdcChannel
139-
visibility: private
140-
description: Target ADC channel that will be used to trigger a threshold event on DO0 pin.
135+
address: 58
136+
access: Write
137+
type: U8
138+
maskType: AdcChannel
139+
visibility: private
140+
description: Target ADC channel that will be used to trigger a threshold event on DO0 pin.
141141
DO1TargetChannel:
142-
<<: *targetchannel
143-
address: 59
144-
description: Target ADC channel that will be used to trigger a threshold event on DO1 pin.
142+
<<: *targetchannel
143+
address: 59
144+
description: Target ADC channel that will be used to trigger a threshold event on DO1 pin.
145145
DO2TargetChannel:
146-
<<: *targetchannel
147-
address: 60
148-
description: Target ADC channel that will be used to trigger a threshold event on DO2 pin.
146+
<<: *targetchannel
147+
address: 60
148+
description: Target ADC channel that will be used to trigger a threshold event on DO2 pin.
149149
DO3TargetChannel:
150-
<<: *targetchannel
151-
address: 61
152-
description: Target ADC channel that will be used to trigger a threshold event on DO3 pin.
150+
<<: *targetchannel
151+
address: 61
152+
description: Target ADC channel that will be used to trigger a threshold event on DO3 pin.
153153
Reserved13:
154-
<<: *ReservedReg
155-
address: 62
154+
<<: *ReservedReg
155+
address: 62
156156
Reserved14:
157-
<<: *ReservedReg
158-
address: 63
157+
<<: *ReservedReg
158+
address: 63
159159
Reserved15:
160-
<<: *ReservedReg
161-
address: 64
160+
<<: *ReservedReg
161+
address: 64
162162
Reserved16:
163-
<<: *ReservedReg
164-
address: 65
163+
<<: *ReservedReg
164+
address: 65
165165
DO0Threshold: &thresholdvalue
166-
address: 66
167-
access: Write
168-
type: S16
169-
visibility: private
170-
description: Value used to threshold an ADC read, and trigger DO0 pin.
166+
address: 66
167+
access: Write
168+
type: S16
169+
visibility: private
170+
description: Value used to threshold an ADC read, and trigger DO0 pin.
171171
DO1Threshold:
172-
<<: *thresholdvalue
173-
address: 67
174-
description: Value used to threshold an ADC read, and trigger DO1 pin.
172+
<<: *thresholdvalue
173+
address: 67
174+
description: Value used to threshold an ADC read, and trigger DO1 pin.
175175
DO2Threshold:
176-
<<: *thresholdvalue
177-
address: 68
178-
description: Value used to threshold an ADC read, and trigger DO2 pin.
176+
<<: *thresholdvalue
177+
address: 68
178+
description: Value used to threshold an ADC read, and trigger DO2 pin.
179179
DO3Threshold:
180-
<<: *thresholdvalue
181-
address: 69
182-
description: Value used to threshold an ADC read, and trigger DO3 pin.
180+
<<: *thresholdvalue
181+
address: 69
182+
description: Value used to threshold an ADC read, and trigger DO3 pin.
183183
Reserved17:
184-
<<: *ReservedReg
185-
address: 70
184+
<<: *ReservedReg
185+
address: 70
186186
Reserved18:
187-
<<: *ReservedReg
188-
address: 71
187+
<<: *ReservedReg
188+
address: 71
189189
Reserved19:
190-
<<: *ReservedReg
191-
address: 72
190+
<<: *ReservedReg
191+
address: 72
192192
Reserved20:
193-
<<: *ReservedReg
194-
address: 73
193+
<<: *ReservedReg
194+
address: 73
195195
DO0TimeAboveThreshold: &bufferedthreshold
196-
address: 74
197-
access: Write
198-
type: U16
199-
visibility: private
200-
defaultValue: 0
201-
description: Time (ms) above threshold value that is required to trigger a DO0 pin event.
196+
address: 74
197+
access: Write
198+
type: U16
199+
visibility: private
200+
defaultValue: 0
201+
description: Time (ms) above threshold value that is required to trigger a DO0 pin event.
202202
DO1TimeAboveThreshold:
203-
<<: *bufferedthreshold
204-
address: 75
205-
description: Time (ms) above threshold value that is required to trigger a DO1 pin event.
203+
<<: *bufferedthreshold
204+
address: 75
205+
description: Time (ms) above threshold value that is required to trigger a DO1 pin event.
206206
DO2TimeAboveThreshold:
207-
<<: *bufferedthreshold
208-
address: 76
209-
description: Time (ms) above threshold value that is required to trigger a DO2 pin event.
207+
<<: *bufferedthreshold
208+
address: 76
209+
description: Time (ms) above threshold value that is required to trigger a DO2 pin event.
210210
DO3TimeAboveThreshold:
211-
<<: *bufferedthreshold
212-
address: 77
213-
description: Time (ms) above threshold value that is required to trigger a DO3 pin event.
211+
<<: *bufferedthreshold
212+
address: 77
213+
description: Time (ms) above threshold value that is required to trigger a DO3 pin event.
214214
Reserved21:
215-
<<: *ReservedReg
216-
address: 78
215+
<<: *ReservedReg
216+
address: 78
217217
Reserved22:
218-
<<: *ReservedReg
219-
address: 79
218+
<<: *ReservedReg
219+
address: 79
220220
Reserved23:
221-
<<: *ReservedReg
222-
address: 80
221+
<<: *ReservedReg
222+
address: 80
223223
Reserved24:
224-
<<: *ReservedReg
225-
address: 81
224+
<<: *ReservedReg
225+
address: 81
226226
DO0TimeBelowThreshold:
227-
<<: *bufferedthreshold
228-
address: 82
229-
visibility: private
230-
description: Time (ms) below threshold value that is required to trigger a DO0 pin event.
227+
<<: *bufferedthreshold
228+
address: 82
229+
visibility: private
230+
description: Time (ms) below threshold value that is required to trigger a DO0 pin event.
231231
DO1TimeBelowThreshold:
232-
<<: *bufferedthreshold
233-
address: 83
234-
description: Time (ms) below threshold value that is required to trigger a DO1 pin event.
232+
<<: *bufferedthreshold
233+
address: 83
234+
description: Time (ms) below threshold value that is required to trigger a DO1 pin event.
235235
DO2TimeBelowThreshold:
236-
<<: *bufferedthreshold
237-
address: 84
238-
description: Time (ms) below threshold value that is required to trigger a DO2 pin event.
236+
<<: *bufferedthreshold
237+
address: 84
238+
description: Time (ms) below threshold value that is required to trigger a DO2 pin event.
239239
DO3TimeBelowThreshold:
240-
<<: *bufferedthreshold
241-
address: 85
242-
description: Time (ms) below threshold value that is required to trigger a DO3 pin event.
240+
<<: *bufferedthreshold
241+
address: 85
242+
description: Time (ms) below threshold value that is required to trigger a DO3 pin event.
243243
Reserved25:
244-
<<: *ReservedReg
245-
address: 86
244+
<<: *ReservedReg
245+
address: 86
246246
Reserved26:
247-
<<: *ReservedReg
248-
address: 87
247+
<<: *ReservedReg
248+
address: 87
249249
Reserved27:
250-
<<: *ReservedReg
251-
address: 88
250+
<<: *ReservedReg
251+
address: 88
252252
Reserved28:
253-
<<: *ReservedReg
254-
address: 89
253+
<<: *ReservedReg
254+
address: 89
255255
Reserved29:
256-
<<: *ReservedReg
257-
address: 90
256+
<<: *ReservedReg
257+
address: 90
258258
bitMasks:
259259
DigitalInputs:
260260
description: Available digital input lines.
@@ -321,4 +321,4 @@ groupMasks:
321321
Channel1: 1
322322
Channel2: 2
323323
Channel3: 3
324-
None: 8
324+
None: 8

0 commit comments

Comments
 (0)