Missing pin connection of bus creates wrong verilog #34
Description
if one of the bits of x-bit ports is not connected to the wire the generated Verilog is incorrect.
{{ message }}
if one of the bits of x-bit ports is not connected to the wire the generated Verilog is incorrect.