Skip to content

Commit 561a21f

Browse files
spallspall
authored
[HLSL] Put tests for compatibility overloads for 'clamp', 'isinf', 'min', and 'max' in own files (llvm#137004)
Put tests for compatibility overloads for 'clamp', 'isinf', 'min', and 'max' in own files which guarantee hlsl version 202x. Closes llvm#133277
1 parent 64737ce commit 561a21f

File tree

8 files changed

+179
-114
lines changed

8 files changed

+179
-114
lines changed

‎clang/test/CodeGenHLSL/builtins/clamp-overloads.hlsl

Lines changed: 63 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,63 @@
1+
// RUN: %clang_cc1 -std=hlsl202x -finclude-default-header -triple dxil-pc-shadermodel6.3-library %s \
2+
// RUN: -fnative-half-type -emit-llvm -disable-llvm-passes -o - | \
3+
// RUN: FileCheck %s --check-prefixes=CHECK,NATIVE_HALF \
4+
// RUN: -DTARGET=dx -DFNATTRS=noundef -DFFNATTRS="nofpclass(nan inf)"
5+
// RUN: %clang_cc1 -std=hlsl202x -finclude-default-header -triple dxil-pc-shadermodel6.3-library %s \
6+
// RUN: -emit-llvm -disable-llvm-passes -o - | \
7+
// RUN: FileCheck %s --check-prefixes=CHECK,NO_HALF \
8+
// RUN: -DTARGET=dx -DFNATTRS=noundef -DFFNATTRS="nofpclass(nan inf)"
9+
// RUN: %clang_cc1 -std=hlsl202x -finclude-default-header -triple spirv-unknown-vulkan-compute %s \
10+
// RUN: -fnative-half-type -emit-llvm -disable-llvm-passes -o - | \
11+
// RUN: FileCheck %s --check-prefixes=CHECK,NATIVE_HALF \
12+
// RUN: -DTARGET=spv -DFNATTRS="spir_func noundef" -DFFNATTRS="nofpclass(nan inf)"
13+
// RUN: %clang_cc1 -std=hlsl202x -finclude-default-header -triple spirv-unknown-vulkan-compute %s \
14+
// RUN: -emit-llvm -disable-llvm-passes -o - | \
15+
// RUN: FileCheck %s --check-prefixes=CHECK,NO_HALF \
16+
// RUN: -DTARGET=spv -DFNATTRS="spir_func noundef" -DFFNATTRS="nofpclass(nan inf)"
17+
18+
#ifdef __HLSL_ENABLE_16_BIT
19+
// NATIVE_HALF: define [[FNATTRS]] <4 x i16> {{.*}}test_clamp_short4_mismatch
20+
// NATIVE_HALF: call <4 x i16> @llvm.[[TARGET]].sclamp.v4i16
21+
int16_t4 test_clamp_short4_mismatch(int16_t4 p0, int16_t p1) { return clamp(p0, p0,p1); }
22+
23+
// NATIVE_HALF: define [[FNATTRS]] <4 x i16> {{.*}}test_clamp_ushort4_mismatch
24+
// NATIVE_HALF: call <4 x i16> @llvm.[[TARGET]].uclamp.v4i16
25+
uint16_t4 test_clamp_ushort4_mismatch(uint16_t4 p0, uint16_t p1) { return clamp(p0, p0,p1); }
26+
#endif
27+
28+
// CHECK: define [[FNATTRS]] <4 x i32> {{.*}}test_clamp_int4_mismatch
29+
// CHECK: call <4 x i32> @llvm.[[TARGET]].sclamp.v4i32
30+
int4 test_clamp_int4_mismatch(int4 p0, int p1) { return clamp(p0, p0,p1); }
31+
32+
// CHECK: define [[FNATTRS]] <4 x i32> {{.*}}test_clamp_uint4_mismatch
33+
// CHECK: call <4 x i32> @llvm.[[TARGET]].uclamp.v4i32
34+
uint4 test_clamp_uint4_mismatch(uint4 p0, uint p1) { return clamp(p0, p0,p1); }
35+
36+
// CHECK: define [[FNATTRS]] <4 x i64> {{.*}}test_clamp_long4_mismatch
37+
// CHECK: call <4 x i64> @llvm.[[TARGET]].sclamp.v4i64
38+
int64_t4 test_clamp_long4_mismatch(int64_t4 p0, int64_t p1) { return clamp(p0, p0,p1); }
39+
40+
// CHECK: define [[FNATTRS]] <4 x i64> {{.*}}test_clamp_ulong4_mismatch
41+
// CHECK: call <4 x i64> @llvm.[[TARGET]].uclamp.v4i64
42+
uint64_t4 test_clamp_ulong4_mismatch(uint64_t4 p0, uint64_t p1) { return clamp(p0, p0,p1); }
43+
44+
// NATIVE_HALF: define [[FNATTRS]] [[FFNATTRS]] <4 x half> {{.*}}test_clamp_half4_mismatch
45+
// NATIVE_HALF: call reassoc nnan ninf nsz arcp afn <4 x half> @llvm.[[TARGET]].nclamp.v4f16
46+
// NO_HALF: define [[FNATTRS]] [[FFNATTRS]] <4 x float> {{.*}}test_clamp_half4_mismatch
47+
// NO_HALF: call reassoc nnan ninf nsz arcp afn <4 x float> @llvm.[[TARGET]].nclamp.v4f32(
48+
half4 test_clamp_half4_mismatch(half4 p0, half p1) { return clamp(p0, p0,p1); }
49+
50+
// CHECK: define [[FNATTRS]] [[FFNATTRS]] <4 x float> {{.*}}test_clamp_float4_mismatch
51+
// CHECK: call reassoc nnan ninf nsz arcp afn <4 x float> @llvm.[[TARGET]].nclamp.v4f32
52+
float4 test_clamp_float4_mismatch(float4 p0, float p1) { return clamp(p0, p0,p1); }
53+
54+
// CHECK: define [[FNATTRS]] [[FFNATTRS]] <4 x double> {{.*}}test_clamp_double4_mismatch
55+
// CHECK: call reassoc nnan ninf nsz arcp afn <4 x double> @llvm.[[TARGET]].nclamp.v4f64
56+
double4 test_clamp_double4_mismatch(double4 p0, double p1) { return clamp(p0, p0,p1); }
57+
// CHECK: define [[FNATTRS]] [[FFNATTRS]] <4 x double> {{.*}}test_clamp_double4_mismatch2
58+
// CHECK: call reassoc nnan ninf nsz arcp afn <4 x double> @llvm.[[TARGET]].nclamp.v4f64
59+
double4 test_clamp_double4_mismatch2(double4 p0, double p1) { return clamp(p0, p1,p0); }
60+
61+
// CHECK: define [[FNATTRS]] <3 x i32> {{.*}}test_overloads3
62+
// CHECK: call <3 x i32> @llvm.[[TARGET]].uclamp.v3i32
63+
uint3 test_overloads3(uint3 p0, uint p1, uint p2) { return clamp(p0, p1, p2); }

‎clang/test/CodeGenHLSL/builtins/clamp.hlsl

Lines changed: 0 additions & 36 deletions
Original file line numberDiff line numberDiff line change
@@ -28,9 +28,6 @@ int16_t3 test_clamp_short3(int16_t3 p0, int16_t3 p1) { return clamp(p0, p1,p1);
2828
// NATIVE_HALF: define [[FNATTRS]] <4 x i16> @_Z17test_clamp_short4
2929
// NATIVE_HALF: call <4 x i16> @llvm.[[TARGET]].sclamp.v4i16
3030
int16_t4 test_clamp_short4(int16_t4 p0, int16_t4 p1) { return clamp(p0, p1,p1); }
31-
// NATIVE_HALF: define [[FNATTRS]] <4 x i16> {{.*}}test_clamp_short4_mismatch
32-
// NATIVE_HALF: call <4 x i16> @llvm.[[TARGET]].sclamp.v4i16
33-
int16_t4 test_clamp_short4_mismatch(int16_t4 p0, int16_t p1) { return clamp(p0, p0,p1); }
3431

3532
// NATIVE_HALF: define [[FNATTRS]] i16 @_Z17test_clamp_ushort
3633
// NATIVE_HALF: call i16 @llvm.[[TARGET]].uclamp.i16(
@@ -44,9 +41,6 @@ uint16_t3 test_clamp_ushort3(uint16_t3 p0, uint16_t3 p1) { return clamp(p0, p1,p
4441
// NATIVE_HALF: define [[FNATTRS]] <4 x i16> @_Z18test_clamp_ushort4
4542
// NATIVE_HALF: call <4 x i16> @llvm.[[TARGET]].uclamp.v4i16
4643
uint16_t4 test_clamp_ushort4(uint16_t4 p0, uint16_t4 p1) { return clamp(p0, p1,p1); }
47-
// NATIVE_HALF: define [[FNATTRS]] <4 x i16> {{.*}}test_clamp_ushort4_mismatch
48-
// NATIVE_HALF: call <4 x i16> @llvm.[[TARGET]].uclamp.v4i16
49-
uint16_t4 test_clamp_ushort4_mismatch(uint16_t4 p0, uint16_t p1) { return clamp(p0, p0,p1); }
5044
#endif
5145

5246
// CHECK: define [[FNATTRS]] i32 @_Z14test_clamp_int
@@ -61,9 +55,6 @@ int3 test_clamp_int3(int3 p0, int3 p1) { return clamp(p0, p1,p1); }
6155
// CHECK: define [[FNATTRS]] <4 x i32> @_Z15test_clamp_int4
6256
// CHECK: call <4 x i32> @llvm.[[TARGET]].sclamp.v4i32
6357
int4 test_clamp_int4(int4 p0, int4 p1) { return clamp(p0, p1,p1); }
64-
// CHECK: define [[FNATTRS]] <4 x i32> {{.*}}test_clamp_int4_mismatch
65-
// CHECK: call <4 x i32> @llvm.[[TARGET]].sclamp.v4i32
66-
int4 test_clamp_int4_mismatch(int4 p0, int p1) { return clamp(p0, p0,p1); }
6758

6859
// CHECK: define [[FNATTRS]] i32 @_Z15test_clamp_uint
6960
// CHECK: call i32 @llvm.[[TARGET]].uclamp.i32(
@@ -77,9 +68,6 @@ uint3 test_clamp_uint3(uint3 p0, uint3 p1) { return clamp(p0, p1,p1); }
7768
// CHECK: define [[FNATTRS]] <4 x i32> @_Z16test_clamp_uint4
7869
// CHECK: call <4 x i32> @llvm.[[TARGET]].uclamp.v4i32
7970
uint4 test_clamp_uint4(uint4 p0, uint4 p1) { return clamp(p0, p1,p1); }
80-
// CHECK: define [[FNATTRS]] <4 x i32> {{.*}}test_clamp_uint4_mismatch
81-
// CHECK: call <4 x i32> @llvm.[[TARGET]].uclamp.v4i32
82-
uint4 test_clamp_uint4_mismatch(uint4 p0, uint p1) { return clamp(p0, p0,p1); }
8371

8472
// CHECK: define [[FNATTRS]] i64 @_Z15test_clamp_long
8573
// CHECK: call i64 @llvm.[[TARGET]].sclamp.i64(
@@ -93,9 +81,6 @@ int64_t3 test_clamp_long3(int64_t3 p0, int64_t3 p1) { return clamp(p0, p1,p1); }
9381
// CHECK: define [[FNATTRS]] <4 x i64> @_Z16test_clamp_long4
9482
// CHECK: call <4 x i64> @llvm.[[TARGET]].sclamp.v4i64
9583
int64_t4 test_clamp_long4(int64_t4 p0, int64_t4 p1) { return clamp(p0, p1,p1); }
96-
// CHECK: define [[FNATTRS]] <4 x i64> {{.*}}test_clamp_long4_mismatch
97-
// CHECK: call <4 x i64> @llvm.[[TARGET]].sclamp.v4i64
98-
int64_t4 test_clamp_long4_mismatch(int64_t4 p0, int64_t p1) { return clamp(p0, p0,p1); }
9984

10085
// CHECK: define [[FNATTRS]] i64 @_Z16test_clamp_ulong
10186
// CHECK: call i64 @llvm.[[TARGET]].uclamp.i64(
@@ -109,9 +94,6 @@ uint64_t3 test_clamp_ulong3(uint64_t3 p0, uint64_t3 p1) { return clamp(p0, p1,p1
10994
// CHECK: define [[FNATTRS]] <4 x i64> @_Z17test_clamp_ulong4
11095
// CHECK: call <4 x i64> @llvm.[[TARGET]].uclamp.v4i64
11196
uint64_t4 test_clamp_ulong4(uint64_t4 p0, uint64_t4 p1) { return clamp(p0, p1,p1); }
112-
// CHECK: define [[FNATTRS]] <4 x i64> {{.*}}test_clamp_ulong4_mismatch
113-
// CHECK: call <4 x i64> @llvm.[[TARGET]].uclamp.v4i64
114-
uint64_t4 test_clamp_ulong4_mismatch(uint64_t4 p0, uint64_t p1) { return clamp(p0, p0,p1); }
11597

11698
// NATIVE_HALF: define [[FNATTRS]] [[FFNATTRS]] half @_Z15test_clamp_half
11799
// NATIVE_HALF: call reassoc nnan ninf nsz arcp afn half @llvm.[[TARGET]].nclamp.f16(
@@ -133,11 +115,6 @@ half3 test_clamp_half3(half3 p0, half3 p1) { return clamp(p0, p1,p1); }
133115
// NO_HALF: define [[FNATTRS]] [[FFNATTRS]] <4 x float> @_Z16test_clamp_half4
134116
// NO_HALF: call reassoc nnan ninf nsz arcp afn <4 x float> @llvm.[[TARGET]].nclamp.v4f32(
135117
half4 test_clamp_half4(half4 p0, half4 p1) { return clamp(p0, p1,p1); }
136-
// NATIVE_HALF: define [[FNATTRS]] [[FFNATTRS]] <4 x half> {{.*}}test_clamp_half4_mismatch
137-
// NATIVE_HALF: call reassoc nnan ninf nsz arcp afn <4 x half> @llvm.[[TARGET]].nclamp.v4f16
138-
// NO_HALF: define [[FNATTRS]] [[FFNATTRS]] <4 x float> {{.*}}test_clamp_half4_mismatch
139-
// NO_HALF: call reassoc nnan ninf nsz arcp afn <4 x float> @llvm.[[TARGET]].nclamp.v4f32(
140-
half4 test_clamp_half4_mismatch(half4 p0, half p1) { return clamp(p0, p0,p1); }
141118

142119
// CHECK: define [[FNATTRS]] [[FFNATTRS]] float @_Z16test_clamp_float
143120
// CHECK: call reassoc nnan ninf nsz arcp afn float @llvm.[[TARGET]].nclamp.f32(
@@ -151,9 +128,6 @@ float3 test_clamp_float3(float3 p0, float3 p1) { return clamp(p0, p1,p1); }
151128
// CHECK: define [[FNATTRS]] [[FFNATTRS]] <4 x float> @_Z17test_clamp_float4
152129
// CHECK: call reassoc nnan ninf nsz arcp afn <4 x float> @llvm.[[TARGET]].nclamp.v4f32
153130
float4 test_clamp_float4(float4 p0, float4 p1) { return clamp(p0, p1,p1); }
154-
// CHECK: define [[FNATTRS]] [[FFNATTRS]] <4 x float> {{.*}}test_clamp_float4_mismatch
155-
// CHECK: call reassoc nnan ninf nsz arcp afn <4 x float> @llvm.[[TARGET]].nclamp.v4f32
156-
float4 test_clamp_float4_mismatch(float4 p0, float p1) { return clamp(p0, p0,p1); }
157131

158132
// CHECK: define [[FNATTRS]] [[FFNATTRS]] double @_Z17test_clamp_double
159133
// CHECK: call reassoc nnan ninf nsz arcp afn double @llvm.[[TARGET]].nclamp.f64(
@@ -167,13 +141,3 @@ double3 test_clamp_double3(double3 p0, double3 p1) { return clamp(p0, p1,p1); }
167141
// CHECK: define [[FNATTRS]] [[FFNATTRS]] <4 x double> @_Z18test_clamp_double4
168142
// CHECK: call reassoc nnan ninf nsz arcp afn <4 x double> @llvm.[[TARGET]].nclamp.v4f64
169143
double4 test_clamp_double4(double4 p0, double4 p1) { return clamp(p0, p1,p1); }
170-
// CHECK: define [[FNATTRS]] [[FFNATTRS]] <4 x double> {{.*}}test_clamp_double4_mismatch
171-
// CHECK: call reassoc nnan ninf nsz arcp afn <4 x double> @llvm.[[TARGET]].nclamp.v4f64
172-
double4 test_clamp_double4_mismatch(double4 p0, double p1) { return clamp(p0, p0,p1); }
173-
// CHECK: define [[FNATTRS]] [[FFNATTRS]] <4 x double> {{.*}}test_clamp_double4_mismatch2
174-
// CHECK: call reassoc nnan ninf nsz arcp afn <4 x double> @llvm.[[TARGET]].nclamp.v4f64
175-
double4 test_clamp_double4_mismatch2(double4 p0, double p1) { return clamp(p0, p1,p0); }
176-
177-
// CHECK: define [[FNATTRS]] <3 x i32> {{.*}}test_overloads3
178-
// CHECK: call <3 x i32> @llvm.[[TARGET]].uclamp.v3i32
179-
uint3 test_overloads3(uint3 p0, uint p1, uint p2) { return clamp(p0, p1, p2); }

‎clang/test/CodeGenHLSL/builtins/isinf-overloads.hlsl

Lines changed: 20 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,20 @@
1+
// RUN: %clang_cc1 -std=hlsl202x -finclude-default-header -x hlsl -triple \
2+
// RUN: dxil-pc-shadermodel6.3-library %s -emit-llvm -disable-llvm-passes \
3+
// RUN: -o - | FileCheck %s
4+
5+
// CHECK: define noundef i1 @
6+
// CHECK: %dx.isinf = call i1 @llvm.dx.isinf.f32(
7+
// CHECK: ret i1 %dx.isinf
8+
bool test_isinf_double(double p0) { return isinf(p0); }
9+
// CHECK: define noundef <2 x i1> @
10+
// CHECK: %dx.isinf = call <2 x i1> @llvm.dx.isinf.v2f32
11+
// CHECK: ret <2 x i1> %dx.isinf
12+
bool2 test_isinf_double2(double2 p0) { return isinf(p0); }
13+
// CHECK: define noundef <3 x i1> @
14+
// CHECK: %dx.isinf = call <3 x i1> @llvm.dx.isinf.v3f32
15+
// CHECK: ret <3 x i1> %dx.isinf
16+
bool3 test_isinf_double3(double3 p0) { return isinf(p0); }
17+
// CHECK: define noundef <4 x i1> @
18+
// CHECK: %dx.isinf = call <4 x i1> @llvm.dx.isinf.v4f32
19+
// CHECK: ret <4 x i1> %dx.isinf
20+
bool4 test_isinf_double4(double4 p0) { return isinf(p0); }

‎clang/test/CodeGenHLSL/builtins/isinf.hlsl

Lines changed: 0 additions & 17 deletions
Original file line numberDiff line numberDiff line change
@@ -43,20 +43,3 @@ bool3 test_isinf_float3(float3 p0) { return isinf(p0); }
4343
// CHECK: %dx.isinf = call <4 x i1> @llvm.dx.isinf.v4f32
4444
// CHECK: ret <4 x i1> %dx.isinf
4545
bool4 test_isinf_float4(float4 p0) { return isinf(p0); }
46-
47-
// CHECK: define noundef i1 @
48-
// CHECK: %dx.isinf = call i1 @llvm.dx.isinf.f32(
49-
// CHECK: ret i1 %dx.isinf
50-
bool test_isinf_double(double p0) { return isinf(p0); }
51-
// CHECK: define noundef <2 x i1> @
52-
// CHECK: %dx.isinf = call <2 x i1> @llvm.dx.isinf.v2f32
53-
// CHECK: ret <2 x i1> %dx.isinf
54-
bool2 test_isinf_double2(double2 p0) { return isinf(p0); }
55-
// CHECK: define noundef <3 x i1> @
56-
// CHECK: %dx.isinf = call <3 x i1> @llvm.dx.isinf.v3f32
57-
// CHECK: ret <3 x i1> %dx.isinf
58-
bool3 test_isinf_double3(double3 p0) { return isinf(p0); }
59-
// CHECK: define noundef <4 x i1> @
60-
// CHECK: %dx.isinf = call <4 x i1> @llvm.dx.isinf.v4f32
61-
// CHECK: ret <4 x i1> %dx.isinf
62-
bool4 test_isinf_double4(double4 p0) { return isinf(p0); }

‎clang/test/CodeGenHLSL/builtins/max-overloads.hlsl

Lines changed: 50 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,50 @@
1+
// RUN: %clang_cc1 -std=hlsl202x -finclude-default-header -triple dxil-pc-shadermodel6.3-library %s \
2+
// RUN: -fnative-half-type -emit-llvm -disable-llvm-passes -o - | \
3+
// RUN: FileCheck %s --check-prefixes=CHECK,NATIVE_HALF
4+
// RUN: %clang_cc1 -std=hlsl202x -finclude-default-header -triple dxil-pc-shadermodel6.3-library %s \
5+
// RUN: -emit-llvm -disable-llvm-passes -o - | \
6+
// RUN: FileCheck %s --check-prefixes=CHECK,NO_HALF
7+
8+
#ifdef __HLSL_ENABLE_16_BIT
9+
// NATIVE_HALF-LABEL: define noundef <4 x i16> {{.*}}test_max_short4_mismatch
10+
// NATIVE_HALF: call <4 x i16> @llvm.smax.v4i16
11+
int16_t4 test_max_short4_mismatch(int16_t4 p0, int16_t p1) { return max(p0, p1); }
12+
13+
// NATIVE_HALF-LABEL: define noundef <4 x i16> {{.*}}test_max_ushort4_mismatch
14+
// NATIVE_HALF: call <4 x i16> @llvm.umax.v4i16
15+
uint16_t4 test_max_ushort4_mismatch(uint16_t4 p0, uint16_t p1) { return max(p0, p1); }
16+
#endif
17+
18+
// CHECK-LABEL: define noundef <4 x i32> {{.*}}test_max_int4_mismatch
19+
// CHECK: call <4 x i32> @llvm.smax.v4i32
20+
int4 test_max_int4_mismatch(int4 p0, int p1) { return max(p0, p1); }
21+
22+
// CHECK-LABEL: define noundef <4 x i32> {{.*}}test_max_uint4_mismatch
23+
// CHECK: call <4 x i32> @llvm.umax.v4i32
24+
uint4 test_max_uint4_mismatch(uint4 p0, uint p1) { return max(p0, p1); }
25+
26+
// CHECK-LABEL: define noundef <4 x i64> {{.*}}test_max_long4_mismatch
27+
// CHECK: call <4 x i64> @llvm.smax.v4i64
28+
int64_t4 test_max_long4_mismatch(int64_t4 p0, int64_t p1) { return max(p0, p1); }
29+
30+
// CHECK-LABEL: define noundef <4 x i64> {{.*}}test_max_ulong4_mismatch
31+
// CHECK: call <4 x i64> @llvm.umax.v4i64
32+
uint64_t4 test_max_ulong4_mismatch(uint64_t4 p0, uint64_t p1) { return max(p0, p1); }
33+
34+
// NATIVE_HALF-LABEL: define noundef nofpclass(nan inf) <4 x half> {{.*}}test_max_half4_mismatch
35+
// NATIVE_HALF: call reassoc nnan ninf nsz arcp afn <4 x half> @llvm.maxnum.v4f16
36+
// NO_HALF-LABEL: define noundef nofpclass(nan inf) <4 x float> {{.*}}test_max_half4_mismatch
37+
// NO_HALF: call reassoc nnan ninf nsz arcp afn <4 x float> @llvm.maxnum.v4f32(
38+
half4 test_max_half4_mismatch(half4 p0, half p1) { return max(p0, p1); }
39+
40+
// CHECK-LABEL: define noundef nofpclass(nan inf) <4 x float> {{.*}}test_max_float4_mismatch
41+
// CHECK: call reassoc nnan ninf nsz arcp afn <4 x float> @llvm.maxnum.v4f32
42+
float4 test_max_float4_mismatch(float4 p0, float p1) { return max(p0, p1); }
43+
44+
// CHECK-LABEL: define noundef nofpclass(nan inf) <4 x double> {{.*}}test_max_double4_mismatch
45+
// CHECK: call reassoc nnan ninf nsz arcp afn <4 x double> @llvm.maxnum.v4f64
46+
double4 test_max_double4_mismatch(double4 p0, double p1) { return max(p0, p1); }
47+
48+
// CHECK-LABEL: define noundef nofpclass(nan inf) <4 x double> {{.*}}test_max_double4_mismatch2
49+
// CHECK: call reassoc nnan ninf nsz arcp afn <4 x double> @llvm.maxnum.v4f64
50+
double4 test_max_double4_mismatch2(double4 p0, double p1) { return max(p1, p0); }

0 commit comments

Comments
 (0)