Skip to content

Commit d9c7a0b

Browse files
author
Tim Ansell
authored
Merge pull request #52 from gatecat/site-pips-diagrams
docs: Add a diagram showing legal/illegal site pip usage
2 parents d2d7ad1 + 828ec3a commit d9c7a0b

File tree

2 files changed

+185
-1
lines changed

2 files changed

+185
-1
lines changed

docs/device_resources.md

Lines changed: 7 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -242,6 +242,10 @@ entered via the site port corresponding to the site pin. The first site wire
242242
in the site will be the site wire attached to the output BEL pin of the site
243243
port. From there site routing continues per above.
244244

245+
![Wire and nodes](https://symbiflow.readthedocs.io/projects/arch-defs/en/latest/_images/rrgraph-wire.svg)
246+
247+
### Use of site PIPs
248+
245249
It is important to note that site PIPs can only be used to access placed cells
246250
inside that site. Site PIPs cannot be used as general route-thrus, to route
247251
from site input to output. General route-thrus across entire sites should use
@@ -255,7 +259,9 @@ an associated flipflop input inside the site. The tile PIP would be used to
255259
route across the entire site as part of the general, inter-tile, routing
256260
problem.
257261

258-
![Wire and nodes](https://symbiflow.readthedocs.io/projects/arch-defs/en/latest/_images/rrgraph-wire.svg)
262+
A diagram illustrating the legal and illegal uses is shown below.
263+
264+
![Site PIP usage](site_pip_usage.svg)
259265

260266
### Tile Types and site types
261267

docs/site_pip_usage.svg

Lines changed: 178 additions & 0 deletions
Loading

0 commit comments

Comments
 (0)