Asynchronous Reset

[kaniyeri]

Should the reset be asynchronous in case of signals like PC in pc.vhdl added by #9? It may cause errors in functioning due to erratic changes in PC. (We might need to change in other places as well.)