Skip to content
This repository was archived by the owner on Nov 8, 2023. It is now read-only.

Commit d79d713

Browse files
Kwiboommind
authored andcommitted
arm64: dts: rockchip: Add Xunlong Orange Pi 3B
The Xunlong Orange Pi 3B is a single-board computer based on the Rockchip RK3566 SoC. Add initial support for eMMC, SD-card, Ethernet, HDMI, PCIe and USB. Signed-off-by: Jonas Karlman <jonas@kwiboo.se> Link: https://lore.kernel.org/r/20240626230319.1425316-3-jonas@kwiboo.se Signed-off-by: Heiko Stuebner <heiko@sntech.de>
1 parent 6d48d50 commit d79d713

File tree

4 files changed

+779
-0
lines changed

4 files changed

+779
-0
lines changed

arch/arm64/boot/dts/rockchip/Makefile

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -81,6 +81,8 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-anbernic-rg353ps.dtb
8181
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-anbernic-rg353v.dtb
8282
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-anbernic-rg353vs.dtb
8383
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-anbernic-rg503.dtb
84+
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-orangepi-3b-v1.1.dtb
85+
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-orangepi-3b-v2.1.dtb
8486
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-pinenote-v1.1.dtb
8587
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-pinenote-v1.2.dtb
8688
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-pinetab2-v0.1.dtb
Lines changed: 29 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,29 @@
1+
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2+
3+
/dts-v1/;
4+
5+
#include "rk3566-orangepi-3b.dtsi"
6+
7+
/ {
8+
model = "Xunlong Orange Pi 3B v1.1";
9+
compatible = "xunlong,orangepi-3b-v1.1", "xunlong,orangepi-3b", "rockchip,rk3566";
10+
};
11+
12+
&pmu_io_domains {
13+
vccio5-supply = <&vcc_3v3>;
14+
};
15+
16+
&gmac1 {
17+
phy-handle = <&rgmii_phy1>;
18+
status = "okay";
19+
};
20+
21+
&mdio1 {
22+
rgmii_phy1: ethernet-phy@1 {
23+
compatible = "ethernet-phy-ieee802.3-c22";
24+
reg = <1>;
25+
reset-assert-us = <20000>;
26+
reset-deassert-us = <50000>;
27+
reset-gpios = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
28+
};
29+
};
Lines changed: 70 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,70 @@
1+
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2+
3+
/dts-v1/;
4+
5+
#include "rk3566-orangepi-3b.dtsi"
6+
7+
/ {
8+
model = "Xunlong Orange Pi 3B v2.1";
9+
compatible = "xunlong,orangepi-3b-v2.1", "xunlong,orangepi-3b", "rockchip,rk3566";
10+
11+
vccio_phy1: regulator-1v8-vccio-phy {
12+
compatible = "regulator-fixed";
13+
regulator-name = "vccio_phy1";
14+
regulator-always-on;
15+
regulator-boot-on;
16+
regulator-max-microvolt = <1800000>;
17+
regulator-min-microvolt = <1800000>;
18+
};
19+
};
20+
21+
&pmu_io_domains {
22+
vccio5-supply = <&vccio_phy1>;
23+
};
24+
25+
&gmac1 {
26+
phy-handle = <&rgmii_phy1>;
27+
status = "okay";
28+
};
29+
30+
&mdio1 {
31+
rgmii_phy1: ethernet-phy@1 {
32+
compatible = "ethernet-phy-ieee802.3-c22";
33+
reg = <1>;
34+
reset-assert-us = <20000>;
35+
reset-deassert-us = <50000>;
36+
reset-gpios = <&gpio4 RK_PC4 GPIO_ACTIVE_LOW>;
37+
};
38+
};
39+
40+
&sdmmc1 {
41+
#address-cells = <1>;
42+
#size-cells = <0>;
43+
44+
brcmf: wifi@1 {
45+
compatible = "brcm,bcm43456-fmac", "brcm,bcm4329-fmac";
46+
reg = <1>;
47+
interrupt-parent = <&gpio0>;
48+
interrupts = <RK_PD6 IRQ_TYPE_LEVEL_HIGH>;
49+
interrupt-names = "host-wake";
50+
pinctrl-names = "default";
51+
pinctrl-0 = <&wifi_wake_host_h>;
52+
};
53+
};
54+
55+
&uart1 {
56+
bluetooth {
57+
compatible = "brcm,bcm4345c5";
58+
clocks = <&rk809 1>;
59+
clock-names = "lpo";
60+
interrupt-parent = <&gpio2>;
61+
interrupts = <RK_PC0 IRQ_TYPE_LEVEL_HIGH>;
62+
interrupt-names = "host-wakeup";
63+
device-wakeup-gpios = <&gpio2 RK_PC1 GPIO_ACTIVE_HIGH>;
64+
shutdown-gpios = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>;
65+
pinctrl-names = "default";
66+
pinctrl-0 = <&bt_reg_on_h &bt_wake_host_h &host_wake_bt_h>;
67+
vbat-supply = <&vcc_3v3>;
68+
vddio-supply = <&vcc_1v8>;
69+
};
70+
};

0 commit comments

Comments
 (0)