Skip to content
This repository was archived by the owner on Nov 8, 2023. It is now read-only.

Commit cc0f7c3

Browse files
committed
Merge tag 'soc-drivers-6.11' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc
Pull SoC driver updates from Arnd Bergmann: "The updates to the mediatek, allwinner, ti, tegra, microchip, stm32, samsung, imx, zynq and amlogic platoforms are fairly small maintenance changes, either addressing minor mistakes or enabling additional hardware. The qualcomm platform changes add a number of features and are larger than the other ones combined, introducing the use of linux/cleanup.h across several drivers, adding support for Snapdragon X1E and other SoCs in platform drivers, a new "protection domain mapper" driver, and a "shared memory bridge" driver. The cznic "turris omnia" router based on Marvell Armada gets a platform driver that talks to the board specific microcontroller. The reset and cache subsystems get a few minor updates to SoC specific drivers, while the ff-a, scmi and optee firmware drivers get some code refactoring and new features" * tag 'soc-drivers-6.11' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc: (122 commits) firmware: turris-mox-rwtm: Initialize completion before mailbox firmware: turris-mox-rwtm: Fix checking return value of wait_for_completion_timeout() firmware: turris-mox-rwtm: Do not complete if there are no waiters MAINTAINERS: drop riscv list from cache controllers platform: cznic: turris-omnia-mcu: fix Kconfig dependencies bus: sunxi-rsb: Constify struct regmap_bus soc: sunxi: sram: Constify struct regmap_config platform: cznic: turris-omnia-mcu: Depend on WATCHDOG platform: cznic: turris-omnia-mcu: Depend on OF soc: samsung: exynos-pmu: add support for PMU_ALIVE non atomic registers arm64: stm32: enable scmi regulator for stm32 firmware: qcom: tzmem: blacklist more platforms for SHM Bridge soc: qcom: wcnss: simplify with cleanup.h soc: qcom: pdr: simplify with cleanup.h soc: qcom: ocmem: simplify with cleanup.h soc: qcom: mdt_loader: simplify with cleanup.h soc: qcom: llcc: simplify with cleanup.h firmware: qcom: tzmem: simplify returning pointer without cleanup soc: qcom: socinfo: Add PM6350 PMIC arm64: dts: renesas: rz-smarc: Replace fixed regulator for USB VBUS ...
2 parents 99298eb + 49e24c8 commit cc0f7c3

File tree

122 files changed

+5984
-847
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

122 files changed

+5984
-847
lines changed
Lines changed: 113 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,113 @@
1+
What: /sys/bus/i2c/devices/<mcu_device>/board_revision
2+
Date: September 2024
3+
KernelVersion: 6.11
4+
Contact: Marek Behún <kabel@kernel.org>
5+
Description: (RO) Contains board revision number.
6+
7+
Only available if board information is burned in the MCU (older
8+
revisions have board information burned in the ATSHA204-A chip).
9+
10+
Format: %u.
11+
12+
What: /sys/bus/i2c/devices/<mcu_device>/first_mac_address
13+
Date: September 2024
14+
KernelVersion: 6.11
15+
Contact: Marek Behún <kabel@kernel.org>
16+
Description: (RO) Contains device first MAC address. Each Turris Omnia is
17+
allocated 3 MAC addresses. The two additional addresses are
18+
computed from the first one by incrementing it.
19+
20+
Only available if board information is burned in the MCU (older
21+
revisions have board information burned in the ATSHA204-A chip).
22+
23+
Format: %pM.
24+
25+
What: /sys/bus/i2c/devices/<mcu_device>/front_button_mode
26+
Date: September 2024
27+
KernelVersion: 6.11
28+
Contact: Marek Behún <kabel@kernel.org>
29+
Description: (RW) The front button on the Turris Omnia router can be
30+
configured either to change the intensity of all the LEDs on the
31+
front panel, or to send the press event to the CPU as an
32+
interrupt.
33+
34+
This file switches between these two modes:
35+
- "mcu" makes the button press event be handled by the MCU to
36+
change the LEDs panel intensity.
37+
- "cpu" makes the button press event be handled by the CPU.
38+
39+
Format: %s.
40+
41+
What: /sys/bus/i2c/devices/<mcu_device>/front_button_poweron
42+
Date: September 2024
43+
KernelVersion: 6.11
44+
Contact: Marek Behún <kabel@kernel.org>
45+
Description: (RW) Newer versions of the microcontroller firmware of the
46+
Turris Omnia router support powering off the router into true
47+
low power mode. The router can be powered on by pressing the
48+
front button.
49+
50+
This file configures whether front button power on is enabled.
51+
52+
This file is present only if the power off feature is supported
53+
by the firmware.
54+
55+
Format: %i.
56+
57+
What: /sys/bus/i2c/devices/<mcu_device>/fw_features
58+
Date: September 2024
59+
KernelVersion: 6.11
60+
Contact: Marek Behún <kabel@kernel.org>
61+
Description: (RO) Newer versions of the microcontroller firmware report the
62+
features they support. These can be read from this file. If the
63+
MCU firmware is too old, this file reads 0x0.
64+
65+
Format: 0x%x.
66+
67+
What: /sys/bus/i2c/devices/<mcu_device>/fw_version_hash_application
68+
Date: September 2024
69+
KernelVersion: 6.11
70+
Contact: Marek Behún <kabel@kernel.org>
71+
Description: (RO) Contains the version hash (commit hash) of the application
72+
part of the microcontroller firmware.
73+
74+
Format: %s.
75+
76+
What: /sys/bus/i2c/devices/<mcu_device>/fw_version_hash_bootloader
77+
Date: September 2024
78+
KernelVersion: 6.11
79+
Contact: Marek Behún <kabel@kernel.org>
80+
Description: (RO) Contains the version hash (commit hash) of the bootloader
81+
part of the microcontroller firmware.
82+
83+
Format: %s.
84+
85+
What: /sys/bus/i2c/devices/<mcu_device>/mcu_type
86+
Date: September 2024
87+
KernelVersion: 6.11
88+
Contact: Marek Behún <kabel@kernel.org>
89+
Description: (RO) Contains the microcontroller type (STM32, GD32, MKL).
90+
91+
Format: %s.
92+
93+
What: /sys/bus/i2c/devices/<mcu_device>/reset_selector
94+
Date: September 2024
95+
KernelVersion: 6.11
96+
Contact: Marek Behún <kabel@kernel.org>
97+
Description: (RO) Contains the selected factory reset level, determined by
98+
how long the rear reset button was held by the user during board
99+
reset.
100+
101+
Format: %i.
102+
103+
What: /sys/bus/i2c/devices/<mcu_device>/serial_number
104+
Date: September 2024
105+
KernelVersion: 6.11
106+
Contact: Marek Behún <kabel@kernel.org>
107+
Description: (RO) Contains the 64-bit board serial number in hexadecimal
108+
format.
109+
110+
Only available if board information is burned in the MCU (older
111+
revisions have board information burned in the ATSHA204-A chip).
112+
113+
Format: %016X.

Documentation/devicetree/bindings/arm/keystone/ti,sci.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -20,7 +20,7 @@ description: |
2020
initialized early into boot process and provides services to Operating Systems
2121
on multiple processors including ones running Linux.
2222
23-
See http://processors.wiki.ti.com/index.php/TISCI for protocol definition.
23+
See https://software-dl.ti.com/tisci/esd/latest/index.html for protocol definition.
2424
2525
The TI-SCI node describes the Texas Instrument's System Controller entity node.
2626
This parent node may optionally have additional children nodes which describe

Documentation/devicetree/bindings/cache/qcom,llcc.yaml

Lines changed: 54 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -21,6 +21,7 @@ properties:
2121
compatible:
2222
enum:
2323
- qcom,qdu1000-llcc
24+
- qcom,sa8775p-llcc
2425
- qcom,sc7180-llcc
2526
- qcom,sc7280-llcc
2627
- qcom,sc8180x-llcc
@@ -79,6 +80,33 @@ allOf:
7980
- const: llcc0_base
8081
- const: llcc_broadcast_base
8182

83+
- if:
84+
properties:
85+
compatible:
86+
contains:
87+
enum:
88+
- qcom,sa8775p-llcc
89+
then:
90+
properties:
91+
reg:
92+
items:
93+
- description: LLCC0 base register region
94+
- description: LLCC1 base register region
95+
- description: LLCC2 base register region
96+
- description: LLCC3 base register region
97+
- description: LLCC4 base register region
98+
- description: LLCC5 base register region
99+
- description: LLCC broadcast base register region
100+
reg-names:
101+
items:
102+
- const: llcc0_base
103+
- const: llcc1_base
104+
- const: llcc2_base
105+
- const: llcc3_base
106+
- const: llcc4_base
107+
- const: llcc5_base
108+
- const: llcc_broadcast_base
109+
82110
- if:
83111
properties:
84112
compatible:
@@ -141,8 +169,31 @@ allOf:
141169
- qcom,sm8150-llcc
142170
- qcom,sm8250-llcc
143171
- qcom,sm8350-llcc
172+
then:
173+
properties:
174+
reg:
175+
items:
176+
- description: LLCC0 base register region
177+
- description: LLCC1 base register region
178+
- description: LLCC2 base register region
179+
- description: LLCC3 base register region
180+
- description: LLCC broadcast base register region
181+
reg-names:
182+
items:
183+
- const: llcc0_base
184+
- const: llcc1_base
185+
- const: llcc2_base
186+
- const: llcc3_base
187+
- const: llcc_broadcast_base
188+
189+
- if:
190+
properties:
191+
compatible:
192+
contains:
193+
enum:
144194
- qcom,sm8450-llcc
145195
- qcom,sm8550-llcc
196+
- qcom,sm8650-llcc
146197
then:
147198
properties:
148199
reg:
@@ -151,14 +202,16 @@ allOf:
151202
- description: LLCC1 base register region
152203
- description: LLCC2 base register region
153204
- description: LLCC3 base register region
154-
- description: LLCC broadcast base register region
205+
- description: LLCC broadcast OR register region
206+
- description: LLCC broadcast AND register region
155207
reg-names:
156208
items:
157209
- const: llcc0_base
158210
- const: llcc1_base
159211
- const: llcc2_base
160212
- const: llcc3_base
161213
- const: llcc_broadcast_base
214+
- const: llcc_broadcast_and_base
162215

163216
additionalProperties: false
164217

Lines changed: 66 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,66 @@
1+
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/cache/starfive,jh8100-starlink-cache.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: StarFive StarLink Cache Controller
8+
9+
maintainers:
10+
- Joshua Yeong <joshua.yeong@starfivetech.com>
11+
12+
description:
13+
StarFive's StarLink Cache Controller manages the L3 cache shared between
14+
clusters of CPU cores. The cache driver enables RISC-V non-standard cache
15+
management as an alternative to instructions in the RISC-V Zicbom extension.
16+
17+
allOf:
18+
- $ref: /schemas/cache-controller.yaml#
19+
20+
# We need a select here so we don't match all nodes with 'cache'
21+
select:
22+
properties:
23+
compatible:
24+
contains:
25+
enum:
26+
- starfive,jh8100-starlink-cache
27+
28+
required:
29+
- compatible
30+
31+
properties:
32+
compatible:
33+
items:
34+
- const: starfive,jh8100-starlink-cache
35+
- const: cache
36+
37+
reg:
38+
maxItems: 1
39+
40+
unevaluatedProperties: false
41+
42+
required:
43+
- compatible
44+
- reg
45+
- cache-block-size
46+
- cache-level
47+
- cache-sets
48+
- cache-size
49+
- cache-unified
50+
51+
examples:
52+
- |
53+
soc {
54+
#address-cells = <2>;
55+
#size-cells = <2>;
56+
57+
cache-controller@15000000 {
58+
compatible = "starfive,jh8100-starlink-cache", "cache";
59+
reg = <0x0 0x15000000 0x0 0x278>;
60+
cache-block-size = <64>;
61+
cache-level = <3>;
62+
cache-sets = <8192>;
63+
cache-size = <0x400000>;
64+
cache-unified;
65+
};
66+
};

Documentation/devicetree/bindings/clock/ti,sci-clk.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -36,7 +36,7 @@ properties:
3636

3737
The second cell should contain the clock ID.
3838

39-
Please see http://processors.wiki.ti.com/index.php/TISCI for
39+
Please see https://software-dl.ti.com/tisci/esd/latest/index.html for
4040
protocol documentation for the values to be used for different devices.
4141

4242
additionalProperties: false

Documentation/devicetree/bindings/firmware/arm,scmi.yaml

Lines changed: 8 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -72,14 +72,17 @@ properties:
7272
- const: tx
7373
- const: tx_reply
7474
- const: rx
75+
- const: rx_reply
7576
minItems: 2
7677

7778
mboxes:
7879
description:
7980
List of phandle and mailbox channel specifiers. It should contain
80-
exactly one, two or three mailboxes; the first one or two for transmitting
81-
messages ("tx") and another optional ("rx") for receiving notifications
82-
and delayed responses, if supported by the platform.
81+
exactly one, two, three or four mailboxes; the first one or two for
82+
transmitting messages ("tx") and another optional ("rx") for receiving
83+
notifications and delayed responses, if supported by the platform.
84+
The optional ("rx_reply") is for notifications completion interrupt,
85+
if supported by the platform.
8386
The number of mailboxes needed for transmitting messages depends on the
8487
type of channels exposed by the specific underlying mailbox controller;
8588
one single channel descriptor is enough if such channel is bidirectional,
@@ -92,9 +95,10 @@ properties:
9295
2 mbox / 2 shmem => SCMI TX and RX over 2 mailbox bidirectional channels
9396
2 mbox / 1 shmem => SCMI TX over 2 mailbox unidirectional channels
9497
3 mbox / 2 shmem => SCMI TX and RX over 3 mailbox unidirectional channels
98+
4 mbox / 2 shmem => SCMI TX and RX over 4 mailbox unidirectional channels
9599
Any other combination of mboxes and shmem is invalid.
96100
minItems: 1
97-
maxItems: 3
101+
maxItems: 4
98102

99103
shmem:
100104
description:

0 commit comments

Comments
 (0)