Skip to content
This repository was archived by the owner on Nov 8, 2023. It is now read-only.

Commit 0e5895f

Browse files
Gerald08superna9999
authored andcommitted
drm/panel: sitronix-st7789v: fix timing for jt240mhqs_hwt_ek_e3 panel
Flickering was observed when using partial mode. Moving the vsync to the same position as used by the default sitronix-st7789v timing resolves this issue. Fixes: 0fbbe96 ("drm/panel: sitronix-st7789v: add jasonic jt240mhqs-hwt-ek-e3 support") Acked-by: Jessica Zhang <quic_jesszhan@quicinc.com> Signed-off-by: Gerald Loacker <gerald.loacker@wolfvision.net> Link: https://lore.kernel.org/r/20240409-bugfix-jt240mhqs_hwt_ek_e3-timing-v2-1-e4821802443d@wolfvision.net Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org> Link: https://patchwork.freedesktop.org/patch/msgid/20240409-bugfix-jt240mhqs_hwt_ek_e3-timing-v2-1-e4821802443d@wolfvision.net
1 parent 8c318cb commit 0e5895f

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

drivers/gpu/drm/panel/panel-sitronix-st7789v.c

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -286,9 +286,9 @@ static const struct drm_display_mode jt240mhqs_hwt_ek_e3_mode = {
286286
.hsync_end = 240 + 28 + 10,
287287
.htotal = 240 + 28 + 10 + 10,
288288
.vdisplay = 280,
289-
.vsync_start = 280 + 8,
290-
.vsync_end = 280 + 8 + 4,
291-
.vtotal = 280 + 8 + 4 + 4,
289+
.vsync_start = 280 + 48,
290+
.vsync_end = 280 + 48 + 4,
291+
.vtotal = 280 + 48 + 4 + 4,
292292
.width_mm = 43,
293293
.height_mm = 37,
294294
.flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC,

0 commit comments

Comments
 (0)