Commit 11b81a0

authored and

committed

arm64: dts: xilinx: vpk180-ad9081: Default use case

JESD204C Lane Rate = 24.75 GSPS RX Mode 26: L=8 M=8 F=3 S=2 NP=12 TX Mode 24: L=8 M=8 F=3 S=2 NP=12 Signed-off-by: Bogdan Luncan <bogdan.luncan@analog.com>

1 parent 15100b6 commit 11b81a0Copy full SHA for 11b81a0

1 file changed

+672

-0

lines changed

arch/arm64/boot/dts/xilinx
- versal-vpk180-reva-ad9081.dts

1 file changed

+672

-0

lines changed

Comments

(0)

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

Uh oh!

Commit 11b81a0

1 file changed

1 file changed

File tree

1 file changed

1 file changed

0 commit comments