We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9bffbfa commit f5eab0fCopy full SHA for f5eab0f
docs/library/axi_ada4355/index.rst
@@ -48,6 +48,9 @@ Configuration Parameters
48
- Core ID should be unique for each IP in the system
49
* - FPGA_TECHNOLOGY
50
- Used to select between FPGA devices, auto set in project.
51
+ * - BUFMRCE_EN
52
+ - Used to select between evaluation boards that are differentiated
53
+ by how the frame clock signals are distributed.
54
55
Interface
56
--------------------------------------------------------------------------------
@@ -83,6 +86,8 @@ Interface
83
86
- Received data output
84
87
* - adc_dovf
85
88
- Data overflow. Must be connected to the DMA
89
+ * - up_adc_pn_err
90
+ - Error monitoring
91
* - s_axi
92
- Standard AXI Slave Memory Map interface
93
0 commit comments