Skip to content

Commit b41a05f

Browse files
committed
library/util_axis_fifo_asym: remove unnecessary code
Removed dead code from Util AXIS FIFO ASYM library. Signed-off-by: Carlos Souza <carlos.souza@analog.com>
1 parent 3945c94 commit b41a05f

File tree

1 file changed

+2
-9
lines changed

1 file changed

+2
-9
lines changed

library/util_axis_fifo_asym/util_axis_fifo_asym.v

Lines changed: 2 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -76,7 +76,7 @@ module util_axis_fifo_asym #(
7676
// bus width ratio
7777
localparam RATIO = (RATIO_TYPE) ? S_DATA_WIDTH/M_DATA_WIDTH : M_DATA_WIDTH/S_DATA_WIDTH;
7878

79-
// atomic parameters - NOTE: depth is always defined by the slave attributes
79+
// atomic parameters - NOTE: depth is defined by the slave attributes by default
8080
localparam A_WIDTH = (RATIO_TYPE) ? M_DATA_WIDTH : S_DATA_WIDTH;
8181
localparam A_ADDRESS = (ADDRESS_WIDTH_PERSPECTIVE) ?
8282
((FIFO_LIMITED) ? ((RATIO_TYPE) ? (ADDRESS_WIDTH-$clog2(RATIO)) : ADDRESS_WIDTH) : ADDRESS_WIDTH) :
@@ -271,14 +271,7 @@ module util_axis_fifo_asym #(
271271
end
272272

273273
endgenerate
274-
275-
// slave handshake counter
276-
277-
reg s_axis_tlast_d = 0;
278-
always @(posedge s_axis_aclk) begin
279-
s_axis_tlast_d <= s_axis_tlast;
280-
end
281-
274+
282275
generate
283276
if (RATIO == 1) begin
284277
initial begin

0 commit comments

Comments
 (0)