File tree Expand file tree Collapse file tree 3 files changed +12
-3
lines changed Expand file tree Collapse file tree 3 files changed +12
-3
lines changed Original file line number Diff line number Diff line change 6
6
- [ EVAL-AD5782-ARDZ] ( https://www.analog.com/eval-ad5782ardz )
7
7
- System documentation: TO BE ADDED
8
8
- HDL project documentation: https://analogdevicesinc.github.io/hdl/projects/ad57xx_ardz/index.html
9
+ - Evaluation board VIO: 3.3V
9
10
10
11
## Supported parts
11
12
19
20
20
21
## Building the project
21
22
22
- Please enter the folder for the FPGA carrier you want to use and read the README.md.
23
+ Please enter the folder for the FPGA carrier you want to use and read the README.md.
Original file line number Diff line number Diff line change
1
+ <!-- no_build_example, no_dts, no_no_os -->
2
+
1
3
# AD57XX-ARDZ/CORAZ7S HDL Project
2
4
5
+ - VIO with which it was tested in hardware: 3.3V
6
+
3
7
## Building the project
4
8
5
9
```
6
10
cd projects/ad57xx_ardz/coraz7s
7
11
make
8
- ```
12
+ ```
Original file line number Diff line number Diff line change
1
+ <!-- no_build_example, no_no_os -->
2
+
1
3
# AD57XX-ARDZ/DE10NANO HDL Project
2
4
5
+ - VIO with which it was tested in hardware: 3.3V
6
+
3
7
## Building the project
4
8
5
9
```
6
10
cd projects/ad57xx_ardz/de10nano
7
11
make
8
12
```
9
13
10
- Corresponding device tree: [ socfpga_cyclone5_de10_nano_ad5791.dts] ( https://github.com/analogdevicesinc/linux/blob/main/arch/arm/boot/dts/intel/socfpga/socfpga_cyclone5_de10_nano_ad5791.dts )
14
+ Corresponding device tree: [ socfpga_cyclone5_de10_nano_ad5791.dts] ( https://github.com/analogdevicesinc/linux/blob/main/arch/arm/boot/dts/intel/socfpga/socfpga_cyclone5_de10_nano_ad5791.dts )
You can’t perform that action at this time.
0 commit comments