Skip to content

Commit 32489d9

Browse files
alin724alin724
committed
ad_gmsl2eth_sl: Update the support to the latest Corundum NetStack version
Signed-off-by: alin724 <alin-tudor.sferle@analog.com>
1 parent c972daf commit 32489d9

File tree

4 files changed

+75
-200
lines changed

4 files changed

+75
-200
lines changed

‎projects/ad_gmsl2eth_sl/common/ad_gmsl2eth_sl_bd.tcl

Lines changed: 45 additions & 182 deletions
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,8 @@
44
###############################################################################
55

66
source $ad_hdl_dir/projects/scripts/adi_pd.tcl
7+
source $ad_hdl_dir/library/corundum/scripts/corundum_ad_gmsl2eth_sl_cfg.tcl
8+
source $ad_hdl_dir/library/corundum/scripts/corundum.tcl
79

810
# GMSL
911
create_bd_port -dir I ap_rstn_frmbuf_0
@@ -42,6 +44,9 @@ create_bd_port -dir I sfp_tx_fault
4244
create_bd_port -dir I sfp_rx_los
4345
create_bd_port -dir I sfp_mod_abs
4446

47+
create_bd_port -dir IO sfp_i2c_scl
48+
create_bd_port -dir IO sfp_i2c_sda
49+
4550
create_bd_port -dir O ref_clk0
4651

4752
create_bd_port -dir O -from 1 -to 0 led
@@ -448,154 +453,7 @@ ad_cpu_interrupt ps-5 mb-5 v_frmbuf_7/interrupt
448453

449454
# Corundum NIC
450455

451-
ad_ip_instance corundum corundum
452-
453-
# collect build information
454-
set build_date [clock seconds]
455-
set git_hash 00000000
456-
catch {
457-
set git_hash [exec git rev-parse --short=8 HEAD]
458-
}
459-
set tag_ver 0.0.0
460-
461-
# FW and board IDs
462-
set fpga_id [expr 0x4A49093]
463-
set fw_id [expr 0x00000000]
464-
set fw_ver $tag_ver
465-
set board_vendor_id [expr 0x10ee]
466-
set board_device_id [expr 0x9104]
467-
set board_ver 1.0
468-
set release_info [expr 0x00000000]
469-
470-
# General variables
471-
set IRQ_SIZE 8
472-
set PORTS_PER_IF "1"
473-
set TX_QUEUE_INDEX_WIDTH "5"
474-
set RX_QUEUE_INDEX_WIDTH "5"
475-
set CQN_WIDTH [expr max($TX_QUEUE_INDEX_WIDTH, $RX_QUEUE_INDEX_WIDTH) + 1]
476-
set TX_QUEUE_PIPELINE [expr 3 + max($TX_QUEUE_INDEX_WIDTH - 12, 0)]
477-
set RX_QUEUE_PIPELINE [expr 3 + max($RX_QUEUE_INDEX_WIDTH - 12, 0)]
478-
set TX_DESC_TABLE_SIZE "32"
479-
set RX_DESC_TABLE_SIZE "32"
480-
set TX_RAM_SIZE "32768"
481-
set RX_RAM_SIZE "32768"
482-
483-
# FW ID block
484-
ad_ip_parameter corundum CONFIG.FPGA_ID [format "32'h%08x" $fpga_id]
485-
ad_ip_parameter corundum CONFIG.FW_ID [format "32'h%08x" $fw_id]
486-
ad_ip_parameter corundum CONFIG.FW_VER [format "32'h%02x%02x%02x%02x" {*}[split $fw_ver .-] 0 0 0 0]
487-
ad_ip_parameter corundum CONFIG.BOARD_ID [format "32'h%04x%04x" $board_vendor_id $board_device_id]
488-
ad_ip_parameter corundum CONFIG.BOARD_VER [format "32'h%02x%02x%02x%02x" {*}[split $board_ver .-] 0 0 0 0]
489-
ad_ip_parameter corundum CONFIG.BUILD_DATE "32'd${build_date}"
490-
ad_ip_parameter corundum CONFIG.GIT_HASH "32'h${git_hash}"
491-
ad_ip_parameter corundum CONFIG.RELEASE_INFO [format "32'h%08x" $release_info]
492-
493-
# Board configuration
494-
ad_ip_parameter corundum CONFIG.TDMA_BER_ENABLE "0"
495-
496-
# Structural configuration
497-
ad_ip_parameter corundum CONFIG.IF_COUNT "1"
498-
ad_ip_parameter corundum CONFIG.PORTS_PER_IF $PORTS_PER_IF
499-
ad_ip_parameter corundum CONFIG.SCHED_PER_IF $PORTS_PER_IF
500-
ad_ip_parameter corundum CONFIG.PORT_MASK "0"
501-
502-
# Clock configuration
503-
ad_ip_parameter corundum CONFIG.CLK_PERIOD_NS_NUM "4"
504-
ad_ip_parameter corundum CONFIG.CLK_PERIOD_NS_DENOM "1"
505-
506-
# PTP configuration
507-
ad_ip_parameter corundum CONFIG.PTP_CLOCK_PIPELINE "0"
508-
ad_ip_parameter corundum CONFIG.PTP_CLOCK_CDC_PIPELINE "0"
509-
ad_ip_parameter corundum CONFIG.PTP_PORT_CDC_PIPELINE "0"
510-
ad_ip_parameter corundum CONFIG.PTP_PEROUT_ENABLE "1"
511-
ad_ip_parameter corundum CONFIG.PTP_PEROUT_COUNT "1"
512-
513-
# Queue manager configuration
514-
ad_ip_parameter corundum CONFIG.EVENT_QUEUE_OP_TABLE_SIZE "32"
515-
ad_ip_parameter corundum CONFIG.TX_QUEUE_OP_TABLE_SIZE "32"
516-
ad_ip_parameter corundum CONFIG.RX_QUEUE_OP_TABLE_SIZE "32"
517-
ad_ip_parameter corundum CONFIG.CQ_OP_TABLE_SIZE "32"
518-
ad_ip_parameter corundum CONFIG.EQN_WIDTH "2"
519-
ad_ip_parameter corundum CONFIG.TX_QUEUE_INDEX_WIDTH $TX_QUEUE_INDEX_WIDTH
520-
ad_ip_parameter corundum CONFIG.RX_QUEUE_INDEX_WIDTH $RX_QUEUE_INDEX_WIDTH
521-
ad_ip_parameter corundum CONFIG.CQN_WIDTH $CQN_WIDTH
522-
ad_ip_parameter corundum CONFIG.EQ_PIPELINE "3"
523-
ad_ip_parameter corundum CONFIG.TX_QUEUE_PIPELINE $TX_QUEUE_PIPELINE
524-
ad_ip_parameter corundum CONFIG.RX_QUEUE_PIPELINE $RX_QUEUE_PIPELINE
525-
ad_ip_parameter corundum CONFIG.CQ_PIPELINE [expr 3 + max($CQN_WIDTH - 12, 0)]
526-
527-
# TX and RX engine configuration
528-
ad_ip_parameter corundum CONFIG.TX_DESC_TABLE_SIZE $TX_DESC_TABLE_SIZE
529-
ad_ip_parameter corundum CONFIG.RX_DESC_TABLE_SIZE $RX_DESC_TABLE_SIZE
530-
ad_ip_parameter corundum CONFIG.RX_INDIR_TBL_ADDR_WIDTH [expr min($RX_QUEUE_INDEX_WIDTH, 8)]
531-
532-
# Scheduler configuration
533-
ad_ip_parameter corundum CONFIG.TX_SCHEDULER_OP_TABLE_SIZE $TX_DESC_TABLE_SIZE
534-
ad_ip_parameter corundum CONFIG.TX_SCHEDULER_PIPELINE $TX_QUEUE_PIPELINE
535-
ad_ip_parameter corundum CONFIG.TDMA_INDEX_WIDTH "6"
536-
537-
# Interface configuration
538-
ad_ip_parameter corundum CONFIG.PTP_TS_ENABLE "1"
539-
ad_ip_parameter corundum CONFIG.TX_CPL_FIFO_DEPTH "32"
540-
ad_ip_parameter corundum CONFIG.TX_CHECKSUM_ENABLE "1"
541-
ad_ip_parameter corundum CONFIG.RX_HASH_ENABLE "1"
542-
ad_ip_parameter corundum CONFIG.RX_CHECKSUM_ENABLE "1"
543-
ad_ip_parameter corundum CONFIG.TX_FIFO_DEPTH "32768"
544-
ad_ip_parameter corundum CONFIG.RX_FIFO_DEPTH "32768"
545-
ad_ip_parameter corundum CONFIG.MAX_TX_SIZE "9214"
546-
ad_ip_parameter corundum CONFIG.MAX_RX_SIZE "9214"
547-
ad_ip_parameter corundum CONFIG.TX_RAM_SIZE $TX_RAM_SIZE
548-
ad_ip_parameter corundum CONFIG.RX_RAM_SIZE $RX_RAM_SIZE
549-
550-
# Application block configuration
551-
ad_ip_parameter corundum CONFIG.APP_ID "32'h00000000"
552-
ad_ip_parameter corundum CONFIG.APP_ENABLE "0"
553-
ad_ip_parameter corundum CONFIG.APP_CTRL_ENABLE "1"
554-
ad_ip_parameter corundum CONFIG.APP_DMA_ENABLE "1"
555-
ad_ip_parameter corundum CONFIG.APP_AXIS_DIRECT_ENABLE "1"
556-
ad_ip_parameter corundum CONFIG.APP_AXIS_SYNC_ENABLE "1"
557-
ad_ip_parameter corundum CONFIG.APP_AXIS_IF_ENABLE "1"
558-
ad_ip_parameter corundum CONFIG.APP_STAT_ENABLE "1"
559-
560-
# AXI DMA interface configuration
561-
ad_ip_parameter corundum CONFIG.AXI_DATA_WIDTH [get_property CONFIG.PSU__SAXIGP0__DATA_WIDTH [get_bd_cells sys_ps8]]
562-
ad_ip_parameter corundum CONFIG.AXI_ADDR_WIDTH 64
563-
ad_ip_parameter corundum CONFIG.AXI_ID_WIDTH 6
564-
565-
# DMA interface configuration
566-
ad_ip_parameter corundum CONFIG.DMA_IMM_ENABLE "0"
567-
ad_ip_parameter corundum CONFIG.DMA_IMM_WIDTH "32"
568-
ad_ip_parameter corundum CONFIG.DMA_LEN_WIDTH "16"
569-
ad_ip_parameter corundum CONFIG.DMA_TAG_WIDTH "16"
570-
ad_ip_parameter corundum CONFIG.RAM_ADDR_WIDTH [expr int(ceil(log(max($TX_RAM_SIZE, $RX_RAM_SIZE))/log(2)))]
571-
ad_ip_parameter corundum CONFIG.RAM_PIPELINE "2"
572-
ad_ip_parameter corundum CONFIG.AXI_DMA_MAX_BURST_LEN 16
573-
574-
# AXI lite interface configuration (control)
575-
ad_ip_parameter corundum CONFIG.AXIL_CTRL_DATA_WIDTH 32
576-
ad_ip_parameter corundum CONFIG.AXIL_CTRL_ADDR_WIDTH 24
577-
578-
# AXI lite interface configuration (application control)
579-
ad_ip_parameter corundum CONFIG.AXIL_APP_CTRL_DATA_WIDTH 32
580-
ad_ip_parameter corundum CONFIG.AXIL_APP_CTRL_ADDR_WIDTH 24
581-
582-
# Interrupt configuration
583-
ad_ip_parameter corundum CONFIG.IRQ_COUNT $IRQ_SIZE
584-
ad_ip_parameter corundum CONFIG.IRQ_STRETCH "10"
585-
586-
# Ethernet interface configuration
587-
ad_ip_parameter corundum CONFIG.AXIS_ETH_TX_PIPELINE "0"
588-
ad_ip_parameter corundum CONFIG.AXIS_ETH_TX_FIFO_PIPELINE "2"
589-
ad_ip_parameter corundum CONFIG.AXIS_ETH_TX_TS_PIPELINE "0"
590-
ad_ip_parameter corundum CONFIG.AXIS_ETH_RX_PIPELINE "0"
591-
ad_ip_parameter corundum CONFIG.AXIS_ETH_RX_FIFO_PIPELINE "2"
592-
593-
# Statistics counter subsystem
594-
ad_ip_parameter corundum CONFIG.STAT_ENABLE "1"
595-
ad_ip_parameter corundum CONFIG.STAT_DMA_ENABLE "1"
596-
ad_ip_parameter corundum CONFIG.STAT_AXI_ENABLE "1"
597-
ad_ip_parameter corundum CONFIG.STAT_INC_WIDTH "24"
598-
ad_ip_parameter corundum CONFIG.STAT_ID_WIDTH "12"
456+
#ad_ip_instance corundum corundum
599457

600458
ad_ip_instance clk_wiz clk10_gen
601459
ad_ip_parameter clk10_gen CONFIG.CLKIN1_UI_JITTER {0}
@@ -607,42 +465,51 @@ ad_ip_parameter clk10_gen CONFIG.PRIM_SOURCE {Global_buffer}
607465
ad_ip_parameter clk10_gen CONFIG.RESET_TYPE {ACTIVE_LOW}
608466
ad_ip_parameter clk10_gen CONFIG.USE_LOCKED {false}
609467

610-
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 sfp_iic
611-
ad_connect sfp_iic corundum/iic
468+
ad_ip_instance clk_wiz clk125_gen
469+
ad_ip_parameter clk125_gen CONFIG.CLKIN1_UI_JITTER {0}
470+
ad_ip_parameter clk125_gen CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000}
471+
ad_ip_parameter clk125_gen CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000}
472+
ad_ip_parameter clk125_gen CONFIG.CLKOUT1_REQUESTED_PHASE {0.000}
473+
ad_ip_parameter clk125_gen CONFIG.PRIMITIVE {PLL}
474+
ad_ip_parameter clk125_gen CONFIG.PRIM_SOURCE {Global_buffer}
475+
ad_ip_parameter clk125_gen CONFIG.RESET_TYPE {ACTIVE_LOW}
476+
ad_ip_parameter clk125_gen CONFIG.USE_LOCKED {false}
477+
478+
ad_ip_instance proc_sys_reset sys_125m_rstgen
479+
ad_connect sys_125m_rstgen/slowest_sync_clk clk125_gen/clk_out1
480+
ad_connect sys_125m_rstgen/ext_reset_in $sys_dma_resetn
612481

613-
ad_connect led corundum/led
614-
ad_connect sfp_led corundum/sfp_led
482+
ad_connect sfp_i2c_scl corundum_hierarchy/sfp_i2c_scl
483+
ad_connect sfp_i2c_sda corundum_hierarchy/sfp_i2c_sda
615484

616-
set_property verilog_define {APP_CUSTOM_PORTS_ENABLE APP_CUSTOM_PARAMS_ENABLE} [get_filesets sources_1]
485+
connect_bd_net [get_bd_ports led] [get_bd_pins corundum_hierarchy/ethernet_core/led]
617486

487+
ad_connect corundum_hierarchy/clk_corundum $sys_dma_clk
488+
ad_connect corundum_hierarchy/rst_corundum $sys_dma_reset
618489
ad_connect clk10_gen/clk_in1 $sys_dma_clk
619490
ad_connect clk10_gen/resetn $sys_dma_resetn
491+
ad_connect clk125_gen/clk_in1 $sys_dma_clk
492+
ad_connect clk125_gen/resetn $sys_dma_resetn
620493

621-
ad_connect corundum/clk $sys_dma_clk
622-
ad_connect corundum/rst $sys_dma_reset
623-
624-
ad_connect corundum/sfp_rx_p sfp_rx_p
625-
ad_connect corundum/sfp_rx_n sfp_rx_n
626-
ad_connect corundum/sfp_tx_p sfp_tx_p
627-
ad_connect corundum/sfp_tx_n sfp_tx_n
628-
ad_connect corundum/sfp_mgt_refclk_p sfp_mgt_refclk_p
629-
ad_connect corundum/sfp_mgt_refclk_n sfp_mgt_refclk_n
494+
ad_connect corundum_hierarchy/sfp_rx_p sfp_rx_p
495+
ad_connect corundum_hierarchy/sfp_rx_n sfp_rx_n
496+
ad_connect corundum_hierarchy/sfp_tx_p sfp_tx_p
497+
ad_connect corundum_hierarchy/sfp_tx_n sfp_tx_n
498+
ad_connect corundum_hierarchy/sfp_mgt_refclk_p sfp_mgt_refclk_p
499+
ad_connect corundum_hierarchy/sfp_mgt_refclk_n sfp_mgt_refclk_n
630500

631-
ad_connect corundum/sfp_tx_disable sfp_tx_disable
632-
ad_connect corundum/sfp_mod_abs sfp_mod_abs
633-
ad_connect corundum/sfp_rx_los sfp_rx_los
634-
ad_connect corundum/sfp_tx_fault sfp_tx_fault
501+
ad_connect corundum_hierarchy/sfp_tx_disable sfp_tx_disable
502+
ad_connect corundum_hierarchy/sfp_mod_abs sfp_mod_abs
503+
ad_connect corundum_hierarchy/sfp_rx_los sfp_rx_los
504+
ad_connect corundum_hierarchy/sfp_tx_fault sfp_tx_fault
635505

636506
ad_connect clk10_gen/clk_out1 ref_clk0
637507

638-
set fifo_num_bytes 4
639-
set fifo_tdest_width 4
640-
set fifo_tuser_width 2
641-
642508
set axi_clk_freq [get_property CONFIG.FREQ_HZ [get_bd_pins sys_ps8/pl_clk1]]
643-
set_property CONFIG.FREQ_HZ $axi_clk_freq [get_bd_intf_pins corundum/m_axi_dma]
644-
set_property CONFIG.FREQ_HZ $axi_clk_freq [get_bd_intf_pins corundum/s_axil_app_ctrl]
645-
set_property CONFIG.FREQ_HZ $axi_clk_freq [get_bd_intf_pins corundum/s_axil_ctrl]
509+
set_property CONFIG.FREQ_HZ $axi_clk_freq [get_bd_intf_pins corundum_hierarchy/m_axi]
510+
set_property CONFIG.FREQ_HZ $axi_clk_freq [get_bd_intf_pins /corundum_hierarchy/corundum_core/m_axi]
511+
set_property CONFIG.FREQ_HZ $axi_clk_freq [get_bd_intf_pins corundum_hierarchy/s_axil_corundum]
512+
set_property CONFIG.FREQ_HZ $axi_clk_freq [get_bd_intf_pins /corundum_hierarchy/corundum_core/s_axil_ctrl]
646513

647514
ad_ip_instance axi_interconnect smartconnect_corundum
648515
ad_ip_parameter smartconnect_corundum CONFIG.NUM_MI 2
@@ -661,31 +528,27 @@ ad_connect smartconnect_corundum/S00_ACLK $sys_dma_clk
661528
ad_connect smartconnect_corundum/M00_ACLK $sys_dma_clk
662529
ad_connect smartconnect_corundum/M01_ACLK $sys_dma_clk
663530

664-
ad_connect smartconnect_corundum/M00_AXI corundum/s_axil_ctrl
665-
ad_connect smartconnect_corundum/M01_AXI corundum/s_axil_app_ctrl
531+
ad_connect smartconnect_corundum/M00_AXI corundum_hierarchy/s_axil_corundum
666532

667533
ad_ip_parameter sys_ps8 CONFIG.PSU__USE__M_AXI_GP0 1
668534
ad_ip_parameter sys_ps8 CONFIG.PSU__MAXIGP0__DATA_WIDTH 32
669535
ad_connect smartconnect_corundum/S00_AXI sys_ps8/M_AXI_HPM0_FPD
670536
ad_connect sys_ps8/maxihpm0_fpd_aclk $sys_dma_clk
671537

672538
assign_bd_address -offset 0xA000_0000 [get_bd_addr_segs \
673-
corundum/s_axil_ctrl/Reg
674-
] -target_address_space sys_ps8/Data
675-
assign_bd_address -offset 0xA800_0000 [get_bd_addr_segs \
676-
corundum/s_axil_app_ctrl/Reg
539+
corundum_hierarchy/corundum_core/s_axil_ctrl/Reg
677540
] -target_address_space sys_ps8/Data
678541

679542
ad_ip_instance util_reduced_logic util_reduced_logic_0
680543
ad_ip_parameter util_reduced_logic_0 CONFIG.C_OPERATION {or}
681-
ad_ip_parameter util_reduced_logic_0 CONFIG.C_SIZE $IRQ_SIZE
544+
ad_ip_parameter util_reduced_logic_0 CONFIG.C_SIZE {8}
682545

683-
ad_connect util_reduced_logic_0/Op1 corundum/core_irq
546+
ad_connect util_reduced_logic_0/Op1 corundum_hierarchy/irq
684547

685548
ad_cpu_interrupt ps-4 mb-4 util_reduced_logic_0/Res
686549

687550
ad_mem_hpc0_interconnect $sys_dma_clk sys_ps8/S_AXI_HPC0_FPD
688-
ad_mem_hpc0_interconnect $sys_dma_clk corundum/m_axi_dma
551+
ad_mem_hpc0_interconnect $sys_dma_clk corundum_hierarchy/m_axi
689552

690553
assign_bd_address [get_bd_addr_segs { \
691554
sys_ps8/SAXIGP0/HPC0_LPS_OCM \

‎projects/ad_gmsl2eth_sl/k26/Makefile

Lines changed: 14 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -12,20 +12,30 @@ M_DEPS += ../../common/zcu102/zcu102_system_constr.xdc
1212
M_DEPS += ../../common/zcu102/zcu102_system_bd.tcl
1313
M_DEPS += ../../../library/common/ad_iobuf.v
1414

15+
M_DEPS += ../../../library/corundum/scripts/corundum_ad_gmsl2eth_sl_cfg.tcl
16+
M_DEPS += ../../../library/corundum/scripts/corundum.tcl
17+
18+
1519
EXTERNAL_DEPS += ../../../../corundum/fpga/common/syn/vivado/eth_xcvr_phy_10g_gty_wrapper.tcl
1620
EXTERNAL_DEPS += ../../../../corundum/fpga/common/syn/vivado/rb_drp.tcl
1721
EXTERNAL_DEPS += ../../../../corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl
1822
EXTERNAL_DEPS += ../../../../corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl
1923
EXTERNAL_DEPS += ../../../../corundum/fpga/common/syn/vivado/mqnic_port.tcl
20-
EXTERNAL_DEPS += ../../../../corundum/fpga/mqnic/KR260/fpga/lib/eth/syn/vivado/ptp_clock_cdc.tcl
21-
EXTERNAL_DEPS += ../../../../corundum/fpga/mqnic/KR260/fpga/lib/axis/syn/vivado/sync_reset.tcl
22-
EXTERNAL_DEPS += ../../../../corundum/fpga/mqnic/KR260/fpga/lib/axis/syn/vivado/axis_async_fifo.tcl
24+
EXTERNAL_DEPS += ../../../../corundum/fpga/lib/eth/syn/vivado/ptp_clock_cdc.tcl
25+
EXTERNAL_DEPS += ../../../../corundum/fpga/lib/eth/syn/vivado/ptp_td_leaf.tcl
26+
EXTERNAL_DEPS += ../../../../corundum/fpga/lib/eth/syn/vivado/ptp_td_rel2tod.tcl
27+
EXTERNAL_DEPS += ../../../../corundum/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl
28+
EXTERNAL_DEPS += ../../../../corundum/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl
2329
EXTERNAL_DEPS += ../../../../corundum/fpga/common/syn/vivado/tdma_ber_ch.tcl
2430

2531
LIB_DEPS += axi_clkgen
2632
LIB_DEPS += axi_sysid
2733
LIB_DEPS += axi_pwm_gen
28-
LIB_DEPS += corundum
34+
#LIB_DEPS += corundum
35+
LIB_DEPS += corundum/corundum_core
36+
LIB_DEPS += corundum/ethernet
2937
LIB_DEPS += sysid_rom
3038

39+
export BOARD := K26
40+
3141
include ../../scripts/project-xilinx.mk

‎projects/ad_gmsl2eth_sl/k26/system_project.tcl

Lines changed: 5 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -17,9 +17,11 @@ adi_project_files ad_gmsl2eth_sl_k26 [list \
1717
"$ad_hdl_dir/../corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl" \
1818
"$ad_hdl_dir/../corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl" \
1919
"$ad_hdl_dir/../corundum/fpga/common/syn/vivado/mqnic_port.tcl" \
20-
"$ad_hdl_dir/../corundum/fpga/mqnic/KR260/fpga/lib/eth/syn/vivado/ptp_clock_cdc.tcl" \
21-
"$ad_hdl_dir/../corundum/fpga/mqnic/KR260/fpga/lib/axis/syn/vivado/sync_reset.tcl" \
22-
"$ad_hdl_dir/../corundum/fpga/mqnic/KR260/fpga/lib/axis/syn/vivado/axis_async_fifo.tcl" \
20+
"$ad_hdl_dir/../corundum/fpga/lib/eth/syn/vivado/ptp_clock_cdc.tcl" \
21+
"$ad_hdl_dir/../corundum/fpga/lib/eth/syn/vivado/ptp_td_leaf.tcl" \
22+
"$ad_hdl_dir/../corundum/fpga/lib/eth/syn/vivado/ptp_td_rel2tod.tcl" \
23+
"$ad_hdl_dir/../corundum/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl" \
24+
"$ad_hdl_dir/../corundum/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl" \
2325
"$ad_hdl_dir/../corundum/fpga/common/syn/vivado/tdma_ber_ch.tcl" \
2426
"$ad_hdl_dir/library/common/ad_iobuf.v" ]
2527

‎projects/ad_gmsl2eth_sl/k26/system_top.v

Lines changed: 11 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
// ***************************************************************************
22
// ***************************************************************************
3-
// Copyright (C) 2024-2025 Analog Devices, Inc. All rights reserved.
3+
// Copyright 2024 (c) Analog Devices, Inc. All rights reserved.
44
//
55
// In this HDL repository, there are many different and unique modules, consisting
66
// of various HDL (Verilog or VHDL) components. The individual modules are
@@ -26,7 +26,7 @@
2626
//
2727
// 2. An ADI specific BSD license, which can be found in the top level directory
2828
// of this repository (LICENSE_ADIBSD), and also on-line at:
29-
// https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
29+
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
3030
// This will allow to generate bit files and not release the source code,
3131
// as long as it attaches to an ADI device.
3232
//
@@ -181,15 +181,15 @@ module system_top (
181181
.sfp_tx_n (sfp_tx_n),
182182
.sfp_tx_p (sfp_tx_p),
183183
.sfp_tx_disable (sfp_tx_disable),
184-
.sfp_tx_fault(sfp_tx_fault),
185-
.sfp_rx_los(sfp_rx_los),
186-
.sfp_mod_abs(sfp_mod_abs),
187-
.sfp_iic_scl_io(sfp_i2c_scl),
188-
.sfp_iic_sda_io(sfp_i2c_sda),
189-
.tca_iic_scl_io(tca_i2c_scl),
190-
.tca_iic_sda_io(tca_i2c_sda),
191-
.led(),
192-
.sfp_led(sfp_led),
184+
.sfp_tx_fault (sfp_tx_fault),
185+
.sfp_rx_los (sfp_rx_los),
186+
.sfp_mod_abs (sfp_mod_abs),
187+
.sfp_i2c_scl (sfp_i2c_scl),
188+
.sfp_i2c_sda (sfp_i2c_sda),
189+
.tca_iic_scl_io (tca_i2c_scl),
190+
.tca_iic_sda_io (tca_i2c_sda),
191+
.led (),
192+
.sfp_led (sfp_led),
193193
.spi0_csn (ad9545_cs),
194194
.spi0_miso (ad9545_miso),
195195
.spi0_mosi (ad9545_mosi),

0 commit comments

Comments
 (0)