This is the initial draft we discussed:  This is not a high priority yet - we will start working on this once we start using the FPGA