how to do pipeling in yosys for asic design

[Vinayakamk]

hello,
i have gone through the yosys manual ,but i coundnt figure out how to do pipeling for my ASIC design

can any one give a command to do that or a procedure