Replies: 1 comment
-
Generally the philosophy has been to only output files that are distinct to the generated regblock. The intent is that for these common files, they would be copied once to satisfy the dependency. Outputting them each time for each regblock generated could risk creating duplicates within the same project, which is why I avoided making them part of the regblock command. The VHDL generator by @darsor is likely following similar thinking. |
Beta Was this translation helpful? Give feedback.
0 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Uh oh!
There was an error while loading. Please reload this page.
-
Hello everybody,
Is there a reason for not copying the needed files included in the generated VHDL files(s)? Or is there already an option for that that ?
e.g. the generated file
atxmega_spi.vhd
on the line 8 contains the statementuse work.reg_utils.all;
. This file,reg_utils.vhd
, can be found under<repo_root>/hdl-src
.Beta Was this translation helpful? Give feedback.
All reactions