The examples directory is meant to show off certain SystemRDL constructs and what SystemVerilog will be created - [x] Counters - [x] Hierarchical Interrupts - [x] Enums - [x] Aliases (including external registers) - [x] Interrupts (elaborate example from spec) - [x] Parameters