We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b30adcf commit 3ec0504Copy full SHA for 3ec0504
zeroize/src/aarch64.rs
@@ -1,7 +1,7 @@
1
//! [`Zeroize`] impls for ARM64 SIMD registers.
2
//!
3
//! Gated behind the `aarch64` feature: MSRV 1.59
4
-//! (the overall crate is MSRV 1.51)
+//! (the overall crate is MSRV 1.56)
5
6
use crate::{atomic_fence, volatile_write, Zeroize};
7
zeroize/src/lib.rs
@@ -30,7 +30,7 @@
30
31
//! ## Minimum Supported Rust Version
32
33
-//! Requires Rust **1.51** or newer.
+//! Requires Rust **1.56** or newer.
34
35
//! In the future, we reserve the right to change MSRV (i.e. MSRV is out-of-scope
36
//! for this crate's SemVer guarantees), however when we do it will be accompanied
0 commit comments