Skip to content

Commit f863d4c

Browse files
finley1226mmind
authored andcommitted
clk: rockchip: Add clock controller for the RK3562
Add the clock tree definition for the new RK3562 SoC. Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com> Signed-off-by: Tao Huang <huangtao@rock-chips.com> Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com> Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Link: https://lore.kernel.org/r/20250227105916.2340856-3-kever.yang@rock-chips.com [dropped non-working module code, cleaned up init a bit to address build failure reported from kernel test robot Reported-by: kernel test robot <lkp@intel.com> Closes: https://lore.kernel.org/oe-kbuild-all/202503021302.FjsycBI2-lkp@intel.com/ ] Signed-off-by: Heiko Stuebner <heiko@sntech.de>
1 parent d7ef9f7 commit f863d4c

File tree

5 files changed

+1578
-0
lines changed

5 files changed

+1578
-0
lines changed

drivers/clk/rockchip/Kconfig

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -100,6 +100,13 @@ config CLK_RK3528
100100
help
101101
Build the driver for RK3528 Clock Controller.
102102

103+
config CLK_RK3562
104+
bool "Rockchip RK3562 clock controller support"
105+
depends on ARM64 || COMPILE_TEST
106+
default y
107+
help
108+
Build the driver for RK3562 Clock Controller.
109+
103110
config CLK_RK3568
104111
bool "Rockchip RK3568 clock controller support"
105112
depends on ARM64 || COMPILE_TEST

drivers/clk/rockchip/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -29,6 +29,7 @@ obj-$(CONFIG_CLK_RK3328) += clk-rk3328.o
2929
obj-$(CONFIG_CLK_RK3368) += clk-rk3368.o
3030
obj-$(CONFIG_CLK_RK3399) += clk-rk3399.o
3131
obj-$(CONFIG_CLK_RK3528) += clk-rk3528.o rst-rk3528.o
32+
obj-$(CONFIG_CLK_RK3562) += clk-rk3562.o rst-rk3562.o
3233
obj-$(CONFIG_CLK_RK3568) += clk-rk3568.o
3334
obj-$(CONFIG_CLK_RK3576) += clk-rk3576.o rst-rk3576.o
3435
obj-$(CONFIG_CLK_RK3588) += clk-rk3588.o rst-rk3588.o

0 commit comments

Comments
 (0)