Skip to content

Commit f42b9e9

Browse files
garminchangbebarino
garminchang
authored and
bebarino
committed
clk: mediatek: Add MT8188 wpesys clock support
Add MT8188 wpesys clock controllers which provide clock gate control in Wrapping Engine. Signed-off-by: Garmin.Chang <Garmin.Chang@mediatek.com> Reviewed-by: Chen-Yu Tsai <wenst@chromium.org> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Link: https://lore.kernel.org/r/20230331123621.16167-18-Garmin.Chang@mediatek.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
1 parent 4898e77 commit f42b9e9

File tree

3 files changed

+111
-0
lines changed

3 files changed

+111
-0
lines changed

‎drivers/clk/mediatek/Kconfig

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -748,6 +748,13 @@ config COMMON_CLK_MT8188_VPPSYS
748748
help
749749
This driver supports MediaTek MT8188 vppsys0/1 clocks.
750750

751+
config COMMON_CLK_MT8188_WPESYS
752+
tristate "Clock driver for MediaTek MT8188 wpesys"
753+
depends on COMMON_CLK_MT8188_IMGSYS
754+
default COMMON_CLK_MT8188_IMGSYS
755+
help
756+
This driver supports MediaTek MT8188 Warp Engine clocks.
757+
751758
config COMMON_CLK_MT8192
752759
tristate "Clock driver for MediaTek MT8192"
753760
depends on ARM64 || COMPILE_TEST

‎drivers/clk/mediatek/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -110,6 +110,7 @@ obj-$(CONFIG_COMMON_CLK_MT8188_VDECSYS) += clk-mt8188-vdec.o
110110
obj-$(CONFIG_COMMON_CLK_MT8188_VDOSYS) += clk-mt8188-vdo0.o clk-mt8188-vdo1.o
111111
obj-$(CONFIG_COMMON_CLK_MT8188_VENCSYS) += clk-mt8188-venc.o
112112
obj-$(CONFIG_COMMON_CLK_MT8188_VPPSYS) += clk-mt8188-vpp0.o clk-mt8188-vpp1.o
113+
obj-$(CONFIG_COMMON_CLK_MT8188_WPESYS) += clk-mt8188-wpe.o
113114
obj-$(CONFIG_COMMON_CLK_MT8192) += clk-mt8192-apmixedsys.o clk-mt8192.o
114115
obj-$(CONFIG_COMMON_CLK_MT8192_AUDSYS) += clk-mt8192-aud.o
115116
obj-$(CONFIG_COMMON_CLK_MT8192_CAMSYS) += clk-mt8192-cam.o

‎drivers/clk/mediatek/clk-mt8188-wpe.c

Lines changed: 103 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,103 @@
1+
// SPDX-License-Identifier: GPL-2.0-only
2+
/*
3+
* Copyright (c) 2022 MediaTek Inc.
4+
* Author: Garmin Chang <garmin.chang@mediatek.com>
5+
*/
6+
7+
#include <dt-bindings/clock/mediatek,mt8188-clk.h>
8+
#include <linux/clk-provider.h>
9+
#include <linux/platform_device.h>
10+
11+
#include "clk-gate.h"
12+
#include "clk-mtk.h"
13+
14+
static const struct mtk_gate_regs wpe_top_cg_regs = {
15+
.set_ofs = 0x0,
16+
.clr_ofs = 0x0,
17+
.sta_ofs = 0x0,
18+
};
19+
20+
static const struct mtk_gate_regs wpe_vpp0_0_cg_regs = {
21+
.set_ofs = 0x58,
22+
.clr_ofs = 0x58,
23+
.sta_ofs = 0x58,
24+
};
25+
26+
static const struct mtk_gate_regs wpe_vpp0_1_cg_regs = {
27+
.set_ofs = 0x5c,
28+
.clr_ofs = 0x5c,
29+
.sta_ofs = 0x5c,
30+
};
31+
32+
#define GATE_WPE_TOP(_id, _name, _parent, _shift) \
33+
GATE_MTK(_id, _name, _parent, &wpe_top_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
34+
35+
#define GATE_WPE_VPP0_0(_id, _name, _parent, _shift) \
36+
GATE_MTK(_id, _name, _parent, &wpe_vpp0_0_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
37+
38+
#define GATE_WPE_VPP0_1(_id, _name, _parent, _shift) \
39+
GATE_MTK(_id, _name, _parent, &wpe_vpp0_1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
40+
41+
static const struct mtk_gate wpe_top_clks[] = {
42+
GATE_WPE_TOP(CLK_WPE_TOP_WPE_VPP0, "wpe_wpe_vpp0", "top_wpe_vpp", 16),
43+
GATE_WPE_TOP(CLK_WPE_TOP_SMI_LARB7, "wpe_smi_larb7", "top_wpe_vpp", 18),
44+
GATE_WPE_TOP(CLK_WPE_TOP_WPESYS_EVENT_TX, "wpe_wpesys_event_tx", "top_wpe_vpp", 20),
45+
GATE_WPE_TOP(CLK_WPE_TOP_SMI_LARB7_PCLK_EN, "wpe_smi_larb7_p_en", "top_wpe_vpp", 24),
46+
};
47+
48+
static const struct mtk_gate wpe_vpp0_clks[] = {
49+
/* WPE_VPP00 */
50+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_VGEN, "wpe_vpp0_vgen", "top_img", 0),
51+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_EXT, "wpe_vpp0_ext", "top_img", 1),
52+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_VFC, "wpe_vpp0_vfc", "top_img", 2),
53+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_CACH0_TOP, "wpe_vpp0_cach0_top", "top_img", 3),
54+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_CACH0_DMA, "wpe_vpp0_cach0_dma", "top_img", 4),
55+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_CACH1_TOP, "wpe_vpp0_cach1_top", "top_img", 5),
56+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_CACH1_DMA, "wpe_vpp0_cach1_dma", "top_img", 6),
57+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_CACH2_TOP, "wpe_vpp0_cach2_top", "top_img", 7),
58+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_CACH2_DMA, "wpe_vpp0_cach2_dma", "top_img", 8),
59+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_CACH3_TOP, "wpe_vpp0_cach3_top", "top_img", 9),
60+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_CACH3_DMA, "wpe_vpp0_cach3_dma", "top_img", 10),
61+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_PSP, "wpe_vpp0_psp", "top_img", 11),
62+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_PSP2, "wpe_vpp0_psp2", "top_img", 12),
63+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_SYNC, "wpe_vpp0_sync", "top_img", 13),
64+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_C24, "wpe_vpp0_c24", "top_img", 14),
65+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_MDP_CROP, "wpe_vpp0_mdp_crop", "top_img", 15),
66+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_ISP_CROP, "wpe_vpp0_isp_crop", "top_img", 16),
67+
GATE_WPE_VPP0_0(CLK_WPE_VPP0_TOP, "wpe_vpp0_top", "top_img", 17),
68+
/* WPE_VPP0_1 */
69+
GATE_WPE_VPP0_1(CLK_WPE_VPP0_VECI, "wpe_vpp0_veci", "top_img", 0),
70+
GATE_WPE_VPP0_1(CLK_WPE_VPP0_VEC2I, "wpe_vpp0_vec2i", "top_img", 1),
71+
GATE_WPE_VPP0_1(CLK_WPE_VPP0_VEC3I, "wpe_vpp0_vec3i", "top_img", 2),
72+
GATE_WPE_VPP0_1(CLK_WPE_VPP0_WPEO, "wpe_vpp0_wpeo", "top_img", 3),
73+
GATE_WPE_VPP0_1(CLK_WPE_VPP0_MSKO, "wpe_vpp0_msko", "top_img", 4),
74+
};
75+
76+
static const struct mtk_clk_desc wpe_top_desc = {
77+
.clks = wpe_top_clks,
78+
.num_clks = ARRAY_SIZE(wpe_top_clks),
79+
};
80+
81+
static const struct mtk_clk_desc wpe_vpp0_desc = {
82+
.clks = wpe_vpp0_clks,
83+
.num_clks = ARRAY_SIZE(wpe_vpp0_clks),
84+
};
85+
86+
static const struct of_device_id of_match_clk_mt8188_wpe[] = {
87+
{ .compatible = "mediatek,mt8188-wpesys", .data = &wpe_top_desc },
88+
{ .compatible = "mediatek,mt8188-wpesys-vpp0", .data = &wpe_vpp0_desc },
89+
{ /* sentinel */ }
90+
};
91+
MODULE_DEVICE_TABLE(platform, clk_mt8188_vpp1_id_table);
92+
93+
static struct platform_driver clk_mt8188_wpe_drv = {
94+
.probe = mtk_clk_simple_probe,
95+
.remove = mtk_clk_simple_remove,
96+
.driver = {
97+
.name = "clk-mt8188-wpe",
98+
.of_match_table = of_match_clk_mt8188_wpe,
99+
},
100+
};
101+
102+
module_platform_driver(clk_mt8188_wpe_drv);
103+
MODULE_LICENSE("GPL");

0 commit comments

Comments
 (0)