Skip to content

Commit e4e1718

Browse files
committed
Merge patch series "Introduce Intel Tangier pinctrl driver"
Raag Jadav <raag.jadav@intel.com> says: Merrifield and Moorefield pinctrl driver implementations are similar in terms of how they access the hardware. We can consolidate their pinctrl functionalities into a common library driver. This patch set introduces: 1. Intel Tangier driver that supports the common pinctrl functionalities for Merrifield and Moorefield platforms. 2. Intel Tangier adaptation for Merrifield pinctrl driver. 3. Intel Tangier adaptation for Moorefield pinctrl driver. Tested on Intel Edison platform. No deviation observed in the contents of below entries before and after this patchset. - /proc/interrupts - /sys/kernel/debug/gpio - /sys/kernel/debug/pinctrl/*/pins Link: https://lore.kernel.org/r/20230814054033.12004-1-raag.jadav@intel.com Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
2 parents 4cfff5b + 8574e4d commit e4e1718

File tree

7 files changed

+778
-1277
lines changed

7 files changed

+778
-1277
lines changed

drivers/pinctrl/intel/Kconfig

Lines changed: 1 addition & 22 deletions
Original file line numberDiff line numberDiff line change
@@ -36,28 +36,6 @@ config PINCTRL_LYNXPOINT
3636
provides an interface that allows configuring of PCH pins and
3737
using them as GPIOs.
3838

39-
config PINCTRL_MERRIFIELD
40-
tristate "Intel Merrifield pinctrl driver"
41-
depends on X86_INTEL_MID
42-
select PINMUX
43-
select PINCONF
44-
select GENERIC_PINCONF
45-
help
46-
Merrifield Family-Level Interface Shim (FLIS) driver provides an
47-
interface that allows configuring of SoC pins and using them as
48-
GPIOs.
49-
50-
config PINCTRL_MOOREFIELD
51-
tristate "Intel Moorefield pinctrl driver"
52-
depends on X86_INTEL_MID
53-
select PINMUX
54-
select PINCONF
55-
select GENERIC_PINCONF
56-
help
57-
Moorefield Family-Level Interface Shim (FLIS) driver provides an
58-
interface that allows configuring of SoC pins and using them as
59-
GPIOs.
60-
6139
config PINCTRL_INTEL
6240
tristate
6341
select PINMUX
@@ -187,4 +165,5 @@ config PINCTRL_TIGERLAKE
187165
This pinctrl driver provides an interface that allows configuring
188166
of Intel Tiger Lake PCH pins and using them as GPIOs.
189167

168+
source "drivers/pinctrl/intel/Kconfig.tng"
190169
endmenu

drivers/pinctrl/intel/Kconfig.tng

Lines changed: 33 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,33 @@
1+
# SPDX-License-Identifier: GPL-2.0-only
2+
# Intel Tangier and compatible pin control drivers
3+
4+
if X86_INTEL_MID || COMPILE_TEST
5+
6+
config PINCTRL_TANGIER
7+
tristate
8+
select PINMUX
9+
select PINCONF
10+
select GENERIC_PINCONF
11+
help
12+
This is a library driver for Intel Tangier pin controller and to
13+
be selected and used by respective compatible platform drivers.
14+
15+
If built as a module its name will be pinctrl-tangier.
16+
17+
config PINCTRL_MERRIFIELD
18+
tristate "Intel Merrifield pinctrl driver"
19+
select PINCTRL_TANGIER
20+
help
21+
Intel Merrifield Family-Level Interface Shim (FLIS) driver provides
22+
an interface that allows configuring of SoC pins and using them as
23+
GPIOs.
24+
25+
config PINCTRL_MOOREFIELD
26+
tristate "Intel Moorefield pinctrl driver"
27+
select PINCTRL_TANGIER
28+
help
29+
Intel Moorefield Family-Level Interface Shim (FLIS) driver provides
30+
an interface that allows configuring of SoC pins and using them as
31+
GPIOs.
32+
33+
endif

drivers/pinctrl/intel/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,7 @@
44
obj-$(CONFIG_PINCTRL_BAYTRAIL) += pinctrl-baytrail.o
55
obj-$(CONFIG_PINCTRL_CHERRYVIEW) += pinctrl-cherryview.o
66
obj-$(CONFIG_PINCTRL_LYNXPOINT) += pinctrl-lynxpoint.o
7+
obj-$(CONFIG_PINCTRL_TANGIER) += pinctrl-tangier.o
78
obj-$(CONFIG_PINCTRL_MERRIFIELD) += pinctrl-merrifield.o
89
obj-$(CONFIG_PINCTRL_MOOREFIELD) += pinctrl-moorefield.o
910
obj-$(CONFIG_PINCTRL_INTEL) += pinctrl-intel.o

0 commit comments

Comments
 (0)