|
79 | 79 | #define MMC_RX_FIFO_OVERFLOW 0xd4
|
80 | 80 | #define MMC_RX_VLAN_FRAMES_GB 0xd8
|
81 | 81 | #define MMC_RX_WATCHDOG_ERROR 0xdc
|
| 82 | + |
| 83 | +#define MMC_TX_LPI_USEC 0xec |
| 84 | +#define MMC_TX_LPI_TRAN 0xf0 |
| 85 | +#define MMC_RX_LPI_USEC 0xf4 |
| 86 | +#define MMC_RX_LPI_TRAN 0xf8 |
| 87 | + |
82 | 88 | /* IPC*/
|
83 | 89 | #define MMC_RX_IPC_INTR_MASK 0x100
|
84 | 90 | #define MMC_RX_IPC_INTR 0x108
|
@@ -283,6 +289,8 @@ static void dwmac_mmc_read(void __iomem *mmcaddr, struct stmmac_counters *mmc)
|
283 | 289 | mmc->mmc_tx_excessdef += readl(mmcaddr + MMC_TX_EXCESSDEF);
|
284 | 290 | mmc->mmc_tx_pause_frame += readl(mmcaddr + MMC_TX_PAUSE_FRAME);
|
285 | 291 | mmc->mmc_tx_vlan_frame_g += readl(mmcaddr + MMC_TX_VLAN_FRAME_G);
|
| 292 | + mmc->mmc_tx_lpi_usec += readl(mmcaddr + MMC_TX_LPI_USEC); |
| 293 | + mmc->mmc_tx_lpi_tran += readl(mmcaddr + MMC_TX_LPI_TRAN); |
286 | 294 |
|
287 | 295 | /* MMC RX counter registers */
|
288 | 296 | mmc->mmc_rx_framecount_gb += readl(mmcaddr + MMC_RX_FRAMECOUNT_GB);
|
@@ -316,6 +324,9 @@ static void dwmac_mmc_read(void __iomem *mmcaddr, struct stmmac_counters *mmc)
|
316 | 324 | mmc->mmc_rx_fifo_overflow += readl(mmcaddr + MMC_RX_FIFO_OVERFLOW);
|
317 | 325 | mmc->mmc_rx_vlan_frames_gb += readl(mmcaddr + MMC_RX_VLAN_FRAMES_GB);
|
318 | 326 | mmc->mmc_rx_watchdog_error += readl(mmcaddr + MMC_RX_WATCHDOG_ERROR);
|
| 327 | + mmc->mmc_rx_lpi_usec += readl(mmcaddr + MMC_RX_LPI_USEC); |
| 328 | + mmc->mmc_rx_lpi_tran += readl(mmcaddr + MMC_RX_LPI_TRAN); |
| 329 | + |
319 | 330 | /* IPv4 */
|
320 | 331 | mmc->mmc_rx_ipv4_gd += readl(mmcaddr + MMC_RX_IPV4_GD);
|
321 | 332 | mmc->mmc_rx_ipv4_hderr += readl(mmcaddr + MMC_RX_IPV4_HDERR);
|
|
0 commit comments