Skip to content

Commit b773f5a

Browse files
MrVanabelvesa
authored andcommitted
dt-bindings: clock: support i.MX95 BLK CTL module
i.MX95 includes BLK CTL module in several MIXes, such as VPU_CSR in VPUMIX, CAMERA_CSR in CAMERAMIX and etc. The BLK CTL module is used for various settings of a specific MIX, such as clock, QoS and etc. This patch is to add some BLK CTL modules that has clock features. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Peng Fan <peng.fan@nxp.com> Link: https://lore.kernel.org/r/20240401-imx95-blk-ctl-v6-2-84d4eca1e759@nxp.com Signed-off-by: Abel Vesa <abel.vesa@linaro.org>
1 parent 977b07f commit b773f5a

File tree

1 file changed

+56
-0
lines changed

1 file changed

+56
-0
lines changed
Lines changed: 56 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,56 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/clock/nxp,imx95-blk-ctl.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: NXP i.MX95 Block Control
8+
9+
maintainers:
10+
- Peng Fan <peng.fan@nxp.com>
11+
12+
properties:
13+
compatible:
14+
items:
15+
- enum:
16+
- nxp,imx95-lvds-csr
17+
- nxp,imx95-display-csr
18+
- nxp,imx95-camera-csr
19+
- nxp,imx95-vpu-csr
20+
- const: syscon
21+
22+
reg:
23+
maxItems: 1
24+
25+
power-domains:
26+
maxItems: 1
27+
28+
clocks:
29+
maxItems: 1
30+
31+
'#clock-cells':
32+
const: 1
33+
description:
34+
The clock consumer should specify the desired clock by having the clock
35+
ID in its "clocks" phandle cell. See
36+
include/dt-bindings/clock/nxp,imx95-clock.h
37+
38+
required:
39+
- compatible
40+
- reg
41+
- '#clock-cells'
42+
- power-domains
43+
- clocks
44+
45+
additionalProperties: false
46+
47+
examples:
48+
- |
49+
syscon@4c410000 {
50+
compatible = "nxp,imx95-vpu-csr", "syscon";
51+
reg = <0x4c410000 0x10000>;
52+
#clock-cells = <1>;
53+
clocks = <&scmi_clk 114>;
54+
power-domains = <&scmi_devpd 21>;
55+
};
56+
...

0 commit comments

Comments
 (0)