Skip to content

Commit add2802

Browse files
chenhengqichenhuacai
authored andcommitted
LoongArch: Add more instruction opcodes and emit_* helpers
This patch adds more instruction opcodes and their corresponding emit_* helpers which will be used in later patches. Signed-off-by: Hengqi Chen <hengqi.chen@gmail.com> Signed-off-by: Huacai Chen <chenhuacai@loongson.cn>
1 parent a2ccf46 commit add2802

File tree

1 file changed

+13
-0
lines changed
  • arch/loongarch/include/asm

1 file changed

+13
-0
lines changed

arch/loongarch/include/asm/inst.h

Lines changed: 13 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -65,6 +65,8 @@ enum reg2_op {
6565
revbd_op = 0x0f,
6666
revh2w_op = 0x10,
6767
revhd_op = 0x11,
68+
extwh_op = 0x16,
69+
extwb_op = 0x17,
6870
};
6971

7072
enum reg2i5_op {
@@ -556,6 +558,8 @@ static inline void emit_##NAME(union loongarch_instruction *insn, \
556558
DEF_EMIT_REG2_FORMAT(revb2h, revb2h_op)
557559
DEF_EMIT_REG2_FORMAT(revb2w, revb2w_op)
558560
DEF_EMIT_REG2_FORMAT(revbd, revbd_op)
561+
DEF_EMIT_REG2_FORMAT(extwh, extwh_op)
562+
DEF_EMIT_REG2_FORMAT(extwb, extwb_op)
559563

560564
#define DEF_EMIT_REG2I5_FORMAT(NAME, OP) \
561565
static inline void emit_##NAME(union loongarch_instruction *insn, \
@@ -607,6 +611,9 @@ DEF_EMIT_REG2I12_FORMAT(lu52id, lu52id_op)
607611
DEF_EMIT_REG2I12_FORMAT(andi, andi_op)
608612
DEF_EMIT_REG2I12_FORMAT(ori, ori_op)
609613
DEF_EMIT_REG2I12_FORMAT(xori, xori_op)
614+
DEF_EMIT_REG2I12_FORMAT(ldb, ldb_op)
615+
DEF_EMIT_REG2I12_FORMAT(ldh, ldh_op)
616+
DEF_EMIT_REG2I12_FORMAT(ldw, ldw_op)
610617
DEF_EMIT_REG2I12_FORMAT(ldbu, ldbu_op)
611618
DEF_EMIT_REG2I12_FORMAT(ldhu, ldhu_op)
612619
DEF_EMIT_REG2I12_FORMAT(ldwu, ldwu_op)
@@ -685,9 +692,12 @@ static inline void emit_##NAME(union loongarch_instruction *insn, \
685692
insn->reg3_format.rk = rk; \
686693
}
687694

695+
DEF_EMIT_REG3_FORMAT(addw, addw_op)
688696
DEF_EMIT_REG3_FORMAT(addd, addd_op)
689697
DEF_EMIT_REG3_FORMAT(subd, subd_op)
690698
DEF_EMIT_REG3_FORMAT(muld, muld_op)
699+
DEF_EMIT_REG3_FORMAT(divd, divd_op)
700+
DEF_EMIT_REG3_FORMAT(modd, modd_op)
691701
DEF_EMIT_REG3_FORMAT(divdu, divdu_op)
692702
DEF_EMIT_REG3_FORMAT(moddu, moddu_op)
693703
DEF_EMIT_REG3_FORMAT(and, and_op)
@@ -699,6 +709,9 @@ DEF_EMIT_REG3_FORMAT(srlw, srlw_op)
699709
DEF_EMIT_REG3_FORMAT(srld, srld_op)
700710
DEF_EMIT_REG3_FORMAT(sraw, sraw_op)
701711
DEF_EMIT_REG3_FORMAT(srad, srad_op)
712+
DEF_EMIT_REG3_FORMAT(ldxb, ldxb_op)
713+
DEF_EMIT_REG3_FORMAT(ldxh, ldxh_op)
714+
DEF_EMIT_REG3_FORMAT(ldxw, ldxw_op)
702715
DEF_EMIT_REG3_FORMAT(ldxbu, ldxbu_op)
703716
DEF_EMIT_REG3_FORMAT(ldxhu, ldxhu_op)
704717
DEF_EMIT_REG3_FORMAT(ldxwu, ldxwu_op)

0 commit comments

Comments
 (0)