Skip to content

Commit a721e28

Browse files
inindevmmind
authored andcommitted
arm64: dts: rockchip: Add NanoPC T6 PCIe Ethernet support
Device tree entries for PCIe 2.5G Ethernet NICs Signed-off-by: John Clark <inindev@gmail.com> Link: https://lore.kernel.org/r/20230810003156.22123-1-inindev@gmail.com Signed-off-by: Heiko Stuebner <heiko@sntech.de>
1 parent 8d81b77 commit a721e28

File tree

1 file changed

+46
-0
lines changed

1 file changed

+46
-0
lines changed

arch/arm64/boot/dts/rockchip/rk3588-nanopc-t6.dts

Lines changed: 46 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -115,6 +115,16 @@
115115
vin-supply = <&vcc4v0_sys>;
116116
};
117117

118+
vcc_3v3_pcie20: vcc3v3-pcie20-regulator {
119+
compatible = "regulator-fixed";
120+
regulator-name = "vcc_3v3_pcie20";
121+
regulator-always-on;
122+
regulator-boot-on;
123+
regulator-min-microvolt = <3300000>;
124+
regulator-max-microvolt = <3300000>;
125+
vin-supply = <&vcc_3v3_s3>;
126+
};
127+
118128
vbus5v0_typec: vbus5v0-typec-regulator {
119129
compatible = "regulator-fixed";
120130
enable-active-high;
@@ -140,6 +150,18 @@
140150
};
141151
};
142152

153+
&combphy0_ps {
154+
status = "okay";
155+
};
156+
157+
&combphy1_ps {
158+
status = "okay";
159+
};
160+
161+
&combphy2_psu {
162+
status = "okay";
163+
};
164+
143165
&cpu_l0 {
144166
cpu-supply = <&vdd_cpu_lit_s0>;
145167
};
@@ -391,6 +413,22 @@
391413
};
392414
};
393415

416+
&pcie2x1l0 {
417+
reset-gpios = <&gpio4 RK_PB3 GPIO_ACTIVE_HIGH>;
418+
vpcie3v3-supply = <&vcc_3v3_pcie20>;
419+
pinctrl-names = "default";
420+
pinctrl-0 = <&pcie2_0_rst>;
421+
status = "okay";
422+
};
423+
424+
&pcie2x1l2 {
425+
reset-gpios = <&gpio4 RK_PA4 GPIO_ACTIVE_HIGH>;
426+
vpcie3v3-supply = <&vcc_3v3_pcie20>;
427+
pinctrl-names = "default";
428+
pinctrl-0 = <&pcie2_2_rst>;
429+
status = "okay";
430+
};
431+
394432
&pcie30phy {
395433
status = "okay";
396434
};
@@ -425,6 +463,14 @@
425463
};
426464

427465
pcie {
466+
pcie2_0_rst: pcie2-0-rst {
467+
rockchip,pins = <4 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>;
468+
};
469+
470+
pcie2_2_rst: pcie2-2-rst {
471+
rockchip,pins = <4 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>;
472+
};
473+
428474
pcie_m2_0_pwren: pcie-m20-pwren {
429475
rockchip,pins = <2 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>;
430476
};

0 commit comments

Comments
 (0)