35
35
#define TQMX86_REG_BOARD_ID_E39C2 7
36
36
#define TQMX86_REG_BOARD_ID_70EB 8
37
37
#define TQMX86_REG_BOARD_ID_80UC 9
38
+ #define TQMX86_REG_BOARD_ID_120UC 10
38
39
#define TQMX86_REG_BOARD_ID_110EB 11
39
40
#define TQMX86_REG_BOARD_ID_E40M 12
40
41
#define TQMX86_REG_BOARD_ID_E40S 13
41
42
#define TQMX86_REG_BOARD_ID_E40C1 14
42
43
#define TQMX86_REG_BOARD_ID_E40C2 15
44
+ #define TQMX86_REG_BOARD_ID_130UC 16
45
+ #define TQMX86_REG_BOARD_ID_E41S 19
43
46
#define TQMX86_REG_BOARD_REV 0x01
44
47
#define TQMX86_REG_IO_EXT_INT 0x06
45
48
#define TQMX86_REG_IO_EXT_INT_NONE 0
@@ -132,6 +135,8 @@ static const char *tqmx86_board_id_to_name(u8 board_id, u8 sauc)
132
135
return "TQMx70EB" ;
133
136
case TQMX86_REG_BOARD_ID_80UC :
134
137
return "TQMx80UC" ;
138
+ case TQMX86_REG_BOARD_ID_120UC :
139
+ return "TQMx120UC" ;
135
140
case TQMX86_REG_BOARD_ID_110EB :
136
141
return "TQMx110EB" ;
137
142
case TQMX86_REG_BOARD_ID_E40M :
@@ -142,6 +147,10 @@ static const char *tqmx86_board_id_to_name(u8 board_id, u8 sauc)
142
147
return "TQMxE40C1" ;
143
148
case TQMX86_REG_BOARD_ID_E40C2 :
144
149
return "TQMxE40C2" ;
150
+ case TQMX86_REG_BOARD_ID_130UC :
151
+ return "TQMx130UC" ;
152
+ case TQMX86_REG_BOARD_ID_E41S :
153
+ return "TQMxE41S" ;
145
154
default :
146
155
return "Unknown" ;
147
156
}
@@ -154,11 +163,14 @@ static int tqmx86_board_id_to_clk_rate(struct device *dev, u8 board_id)
154
163
case TQMX86_REG_BOARD_ID_60EB :
155
164
case TQMX86_REG_BOARD_ID_70EB :
156
165
case TQMX86_REG_BOARD_ID_80UC :
166
+ case TQMX86_REG_BOARD_ID_120UC :
157
167
case TQMX86_REG_BOARD_ID_110EB :
158
168
case TQMX86_REG_BOARD_ID_E40M :
159
169
case TQMX86_REG_BOARD_ID_E40S :
160
170
case TQMX86_REG_BOARD_ID_E40C1 :
161
171
case TQMX86_REG_BOARD_ID_E40C2 :
172
+ case TQMX86_REG_BOARD_ID_130UC :
173
+ case TQMX86_REG_BOARD_ID_E41S :
162
174
return 24000 ;
163
175
case TQMX86_REG_BOARD_ID_E39MS :
164
176
case TQMX86_REG_BOARD_ID_E39C1 :
0 commit comments