Skip to content

Commit 57039a2

Browse files
Jingyi Wangandersson
authored andcommitted
arm64: defconfig: enable clock controller, interconnect and pinctrl for QCS8300
Enable clock controller, interconnect and pinctrl for Qualcomm QCS8300 platform to boot QCS8300 RIDE board to UART console. The serial engine depends on gcc, interconnect and pinctrl. Since the serial console driver is only available as built-in, so these configs needs be built-in for the UART device to probe and register the console. Reviewed-by: Krzysztof Kozlowski <krzk@kernel.org> Signed-off-by: Jingyi Wang <quic_jingyw@quicinc.com> Link: https://lore.kernel.org/r/20241203-qcs8300_initial_dtsi-v4-2-d7c953484024@quicinc.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
1 parent 8592294 commit 57039a2

File tree

1 file changed

+3
-0
lines changed

1 file changed

+3
-0
lines changed

arch/arm64/configs/defconfig

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -608,6 +608,7 @@ CONFIG_PINCTRL_MSM8998=y
608608
CONFIG_PINCTRL_QCM2290=y
609609
CONFIG_PINCTRL_QCS404=y
610610
CONFIG_PINCTRL_QCS615=y
611+
CONFIG_PINCTRL_QCS8300=y
611612
CONFIG_PINCTRL_QDF2XXX=y
612613
CONFIG_PINCTRL_QDU1000=y
613614
CONFIG_PINCTRL_SA8775P=y
@@ -1327,6 +1328,7 @@ CONFIG_QCM_GCC_2290=y
13271328
CONFIG_QCM_DISPCC_2290=m
13281329
CONFIG_QCS_GCC_404=y
13291330
CONFIG_QCS_GCC_615=y
1331+
CONFIG_QCS_GCC_8300=y
13301332
CONFIG_SC_CAMCC_7280=m
13311333
CONFIG_SA_CAMCC_8775P=m
13321334
CONFIG_QDU_GCC_1000=y
@@ -1638,6 +1640,7 @@ CONFIG_INTERCONNECT_QCOM_OSM_L3=m
16381640
CONFIG_INTERCONNECT_QCOM_QCM2290=y
16391641
CONFIG_INTERCONNECT_QCOM_QCS404=m
16401642
CONFIG_INTERCONNECT_QCOM_QCS615=y
1643+
CONFIG_INTERCONNECT_QCOM_QCS8300=y
16411644
CONFIG_INTERCONNECT_QCOM_QDU1000=y
16421645
CONFIG_INTERCONNECT_QCOM_SA8775P=y
16431646
CONFIG_INTERCONNECT_QCOM_SC7180=y

0 commit comments

Comments
 (0)