Skip to content

Commit 4e1edcc

Browse files
raagjadavandy-shev
authored andcommitted
pinctrl: merrifield: Adapt to Intel Tangier driver
Make use of Intel Tangier as a library driver for Merrifield. Signed-off-by: Raag Jadav <raag.jadav@intel.com> Link: https://lore.kernel.org/r/20230814054033.12004-3-raag.jadav@intel.com Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
1 parent 7943355 commit 4e1edcc

File tree

3 files changed

+41
-655
lines changed

3 files changed

+41
-655
lines changed

drivers/pinctrl/intel/Kconfig

Lines changed: 0 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -36,17 +36,6 @@ config PINCTRL_LYNXPOINT
3636
provides an interface that allows configuring of PCH pins and
3737
using them as GPIOs.
3838

39-
config PINCTRL_MERRIFIELD
40-
tristate "Intel Merrifield pinctrl driver"
41-
depends on X86_INTEL_MID
42-
select PINMUX
43-
select PINCONF
44-
select GENERIC_PINCONF
45-
help
46-
Merrifield Family-Level Interface Shim (FLIS) driver provides an
47-
interface that allows configuring of SoC pins and using them as
48-
GPIOs.
49-
5039
config PINCTRL_MOOREFIELD
5140
tristate "Intel Moorefield pinctrl driver"
5241
depends on X86_INTEL_MID

drivers/pinctrl/intel/Kconfig.tng

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -14,4 +14,12 @@ config PINCTRL_TANGIER
1414

1515
If built as a module its name will be pinctrl-tangier.
1616

17+
config PINCTRL_MERRIFIELD
18+
tristate "Intel Merrifield pinctrl driver"
19+
select PINCTRL_TANGIER
20+
help
21+
Intel Merrifield Family-Level Interface Shim (FLIS) driver provides
22+
an interface that allows configuring of SoC pins and using them as
23+
GPIOs.
24+
1725
endif

0 commit comments

Comments
 (0)