Skip to content

Commit 4b98bf3

Browse files
a3fShawn Guo
authored andcommitted
arm64: dts: imx8mp: configure GPU and NPU clocks in nominal DTSI
Commit 255fbd9 ("arm64: dts: imx8mp: Add optional nominal drive mode DTSI") added imx8mp-nominal.dtsi, which overrides all overdrive clock rates in imx8mp.dtsi to the nominal rates. At the same time, commit 9f7595b ("arm64: dts: imx8mp: configure GPU and NPU clocks to overdrive rate") went in, which changed some clock rates away from the nominal values. Resolve the discrepancy by effectively reverting the changes in the latter commit inside imx8mp-nominal.dtsi. This is required for proper operation of the imx8mp-skov boards, which are currently imx8mp-nominal.dtsi's only users and lets all other boards that don't include it benefit from the new higher frequencies. Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
1 parent 0af2f6b commit 4b98bf3

File tree

1 file changed

+26
-0
lines changed

1 file changed

+26
-0
lines changed

arch/arm64/boot/dts/freescale/imx8mp-nominal.dtsi

Lines changed: 26 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,6 +24,20 @@
2424
fsl,operating-mode = "nominal";
2525
};
2626

27+
&gpu2d {
28+
assigned-clocks = <&clk IMX8MP_CLK_GPU2D_CORE>;
29+
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
30+
assigned-clock-rates = <800000000>;
31+
};
32+
33+
&gpu3d {
34+
assigned-clocks = <&clk IMX8MP_CLK_GPU3D_CORE>,
35+
<&clk IMX8MP_CLK_GPU3D_SHADER_CORE>;
36+
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
37+
<&clk IMX8MP_SYS_PLL1_800M>;
38+
assigned-clock-rates = <800000000>, <800000000>;
39+
};
40+
2741
&pgc_hdmimix {
2842
assigned-clocks = <&clk IMX8MP_CLK_HDMI_AXI>,
2943
<&clk IMX8MP_CLK_HDMI_APB>;
@@ -46,6 +60,18 @@
4660
assigned-clock-rates = <600000000>, <300000000>;
4761
};
4862

63+
&pgc_mlmix {
64+
assigned-clocks = <&clk IMX8MP_CLK_ML_CORE>,
65+
<&clk IMX8MP_CLK_ML_AXI>,
66+
<&clk IMX8MP_CLK_ML_AHB>;
67+
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
68+
<&clk IMX8MP_SYS_PLL1_800M>,
69+
<&clk IMX8MP_SYS_PLL1_800M>;
70+
assigned-clock-rates = <800000000>,
71+
<800000000>,
72+
<300000000>;
73+
};
74+
4975
&media_blk_ctrl {
5076
assigned-clocks = <&clk IMX8MP_CLK_MEDIA_AXI>,
5177
<&clk IMX8MP_CLK_MEDIA_APB>,

0 commit comments

Comments
 (0)