Skip to content

Commit 47428f4

Browse files
effective-lightalexdeucher
authored andcommitted
drm/amd/display: limit the v_startup workaround to ASICs older than DCN3.1
Since, calling dcn20_adjust_freesync_v_startup() on DCN3.1+ ASICs can cause the display to flicker and underflow to occur, we shouldn't call it for them. So, ensure that the DCN version is less than DCN_VERSION_3_1 before calling dcn20_adjust_freesync_v_startup(). Cc: stable@vger.kernel.org Reviewed-by: Fangzhi Zuo <jerry.zuo@amd.com> Signed-off-by: Hamza Mahfooz <hamza.mahfooz@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
1 parent a81de4a commit 47428f4

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

drivers/gpu/drm/amd/display/dc/dml/dcn20/dcn20_fpu.c

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1099,7 +1099,8 @@ void dcn20_calculate_dlg_params(struct dc *dc,
10991099
context->res_ctx.pipe_ctx[i].plane_res.bw.dppclk_khz =
11001100
pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000;
11011101
context->res_ctx.pipe_ctx[i].pipe_dlg_param = pipes[pipe_idx].pipe.dest;
1102-
if (context->res_ctx.pipe_ctx[i].stream->adaptive_sync_infopacket.valid)
1102+
if (dc->ctx->dce_version < DCN_VERSION_3_1 &&
1103+
context->res_ctx.pipe_ctx[i].stream->adaptive_sync_infopacket.valid)
11031104
dcn20_adjust_freesync_v_startup(
11041105
&context->res_ctx.pipe_ctx[i].stream->timing,
11051106
&context->res_ctx.pipe_ctx[i].pipe_dlg_param.vstartup_start);

0 commit comments

Comments
 (0)