17
17
18
18
#define SPINOR_OP_CLSR 0x30 /* Clear status register 1 */
19
19
#define SPINOR_OP_CLPEF 0x82 /* Clear program/erase failure flags */
20
+ #define SPINOR_OP_CYPRESS_DIE_ERASE 0x61 /* Chip (die) erase */
20
21
#define SPINOR_OP_RD_ANY_REG 0x65 /* Read any register */
21
22
#define SPINOR_OP_WR_ANY_REG 0x71 /* Write any register */
22
23
#define SPINOR_REG_CYPRESS_VREG 0x00800000
@@ -644,6 +645,7 @@ static int s25hx_t_late_init(struct spi_nor *nor)
644
645
params -> ready = cypress_nor_sr_ready_and_clear ;
645
646
cypress_nor_ecc_init (nor );
646
647
648
+ params -> die_erase_opcode = SPINOR_OP_CYPRESS_DIE_ERASE ;
647
649
return 0 ;
648
650
}
649
651
@@ -933,7 +935,6 @@ static const struct flash_info spansion_nor_parts[] = {
933
935
.id = SNOR_ID (0x34 , 0x2a , 0x1c , 0x0f , 0x00 , 0x90 ),
934
936
.name = "s25hl02gt" ,
935
937
.mfr_flags = USE_CLPEF ,
936
- .flags = NO_CHIP_ERASE ,
937
938
.fixups = & s25hx_t_fixups
938
939
}, {
939
940
.id = SNOR_ID (0x34 , 0x2b , 0x19 , 0x0f , 0x08 , 0x90 ),
@@ -954,7 +955,6 @@ static const struct flash_info spansion_nor_parts[] = {
954
955
.id = SNOR_ID (0x34 , 0x2b , 0x1c , 0x0f , 0x00 , 0x90 ),
955
956
.name = "s25hs02gt" ,
956
957
.mfr_flags = USE_CLPEF ,
957
- .flags = NO_CHIP_ERASE ,
958
958
.fixups = & s25hx_t_fixups
959
959
}, {
960
960
.id = SNOR_ID (0x34 , 0x5a , 0x1a ),
0 commit comments