Skip to content

Commit 3bc7bc7

Browse files
Shiwu Zhangalexdeucher
authored andcommitted
drm/amdgpu: retire ip init code specific for A0 rev
For aqua_vanjaram, A0 HW is retired so remove the code specific for it in gfx ip init. Signed-off-by: Shiwu Zhang <shiwu.zhang@amd.com> Reviewed-by: Lijo Lazar <lijo.lazar@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
1 parent 334dc5f commit 3bc7bc7

File tree

1 file changed

+1
-12
lines changed

1 file changed

+1
-12
lines changed

drivers/gpu/drm/amd/amdgpu/gfx_v9_4_3.c

Lines changed: 1 addition & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -349,18 +349,7 @@ static void gfx_v9_4_3_init_golden_registers(struct amdgpu_device *adev)
349349

350350
WREG32_SOC15(GC, dev_inst, regGB_ADDR_CONFIG,
351351
GOLDEN_GB_ADDR_CONFIG);
352-
if (amdgpu_ip_version(adev, GC_HWIP, 0) == IP_VERSION(9, 5, 0)) {
353-
WREG32_FIELD15_PREREG(GC, dev_inst, TCP_UTCL1_CNTL2, SPARE, 0x1);
354-
} else {
355-
/* Golden settings applied by driver for ASIC with rev_id 0 */
356-
if (adev->rev_id == 0) {
357-
WREG32_FIELD15_PREREG(GC, dev_inst, TCP_UTCL1_CNTL1,
358-
REDUCE_FIFO_DEPTH_BY_2, 2);
359-
} else {
360-
WREG32_FIELD15_PREREG(GC, dev_inst, TCP_UTCL1_CNTL2,
361-
SPARE, 0x1);
362-
}
363-
}
352+
WREG32_FIELD15_PREREG(GC, dev_inst, TCP_UTCL1_CNTL2, SPARE, 0x1);
364353
}
365354
}
366355

0 commit comments

Comments
 (0)