Skip to content

Commit 2fd3f06

Browse files
bijudasgeertu
authored andcommitted
clk: renesas: r9a07g043: Add MTU3a clock and reset entry
Add MTU3a clock and reset entry to CPG driver. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/r/20230714075649.146978-1-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent bbceb13 commit 2fd3f06

File tree

1 file changed

+3
-0
lines changed

1 file changed

+3
-0
lines changed

drivers/clk/renesas/r9a07g043-cpg.c

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -154,6 +154,8 @@ static struct rzg2l_mod_clk r9a07g043_mod_clks[] = {
154154
0x534, 1),
155155
DEF_MOD("ostm2_pclk", R9A07G043_OSTM2_PCLK, R9A07G043_CLK_P0,
156156
0x534, 2),
157+
DEF_MOD("mtu_x_mck", R9A07G043_MTU_X_MCK_MTU3, R9A07G043_CLK_P0,
158+
0x538, 0),
157159
DEF_MOD("wdt0_pclk", R9A07G043_WDT0_PCLK, R9A07G043_CLK_P0,
158160
0x548, 0),
159161
DEF_MOD("wdt0_clk", R9A07G043_WDT0_CLK, R9A07G043_OSCCLK,
@@ -264,6 +266,7 @@ static struct rzg2l_reset r9a07g043_resets[] = {
264266
DEF_RST(R9A07G043_OSTM0_PRESETZ, 0x834, 0),
265267
DEF_RST(R9A07G043_OSTM1_PRESETZ, 0x834, 1),
266268
DEF_RST(R9A07G043_OSTM2_PRESETZ, 0x834, 2),
269+
DEF_RST(R9A07G043_MTU_X_PRESET_MTU3, 0x838, 0),
267270
DEF_RST(R9A07G043_WDT0_PRESETN, 0x848, 0),
268271
DEF_RST(R9A07G043_SPI_RST, 0x850, 0),
269272
DEF_RST(R9A07G043_SDHI0_IXRST, 0x854, 0),

0 commit comments

Comments
 (0)