Skip to content

Commit 2477307

Browse files
captain5050namhyung
captain5050
authored and
namhyung
committed
perf vendor events intel: Update meteorlake events to v1.06
Update meteorlake from v1.04 to v1.06 adding the changes from: intel/perfmon@bc84df0 intel/perfmon@405d3ee Signed-off-by: Ian Rogers <irogers@google.com> Reviewed-by: Kan Liang <kan.liang@linux.intel.com> Cc: Alexandre Torgue <alexandre.torgue@foss.st.com> Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com> Cc: Edward Baker <edward.baker@intel.com> Cc: Zhengjun Xing <zhengjun.xing@linux.intel.com> Link: https://lore.kernel.org/r/20231026003149.3287633-6-irogers@google.com Signed-off-by: Namhyung Kim <namhyung@kernel.org>
1 parent f9418b5 commit 2477307

File tree

7 files changed

+209
-6
lines changed

7 files changed

+209
-6
lines changed

‎tools/perf/pmu-events/arch/x86/mapfile.csv

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -21,7 +21,7 @@ GenuineIntel-6-3E,v24,ivytown,core
2121
GenuineIntel-6-2D,v24,jaketown,core
2222
GenuineIntel-6-(57|85),v16,knightslanding,core
2323
GenuineIntel-6-BD,v1.00,lunarlake,core
24-
GenuineIntel-6-A[AC],v1.04,meteorlake,core
24+
GenuineIntel-6-A[AC],v1.06,meteorlake,core
2525
GenuineIntel-6-1[AEF],v4,nehalemep,core
2626
GenuineIntel-6-2E,v4,nehalemex,core
2727
GenuineIntel-6-A7,v1.01,rocketlake,core

‎tools/perf/pmu-events/arch/x86/meteorlake/cache.json

Lines changed: 30 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -966,6 +966,16 @@
966966
"UMask": "0x3",
967967
"Unit": "cpu_core"
968968
},
969+
{
970+
"BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
971+
"EventCode": "0xB7",
972+
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
973+
"MSRIndex": "0x1a6,0x1a7",
974+
"MSRValue": "0x10003C0001",
975+
"SampleAfterValue": "100003",
976+
"UMask": "0x1",
977+
"Unit": "cpu_atom"
978+
},
969979
{
970980
"BriefDescription": "Counts demand data reads that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified.",
971981
"EventCode": "0x2A,0x2B",
@@ -976,6 +986,16 @@
976986
"UMask": "0x1",
977987
"Unit": "cpu_core"
978988
},
989+
{
990+
"BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
991+
"EventCode": "0xB7",
992+
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
993+
"MSRIndex": "0x1a6,0x1a7",
994+
"MSRValue": "0x8003C0001",
995+
"SampleAfterValue": "100003",
996+
"UMask": "0x1",
997+
"Unit": "cpu_atom"
998+
},
979999
{
9801000
"BriefDescription": "Counts demand data reads that resulted in a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
9811001
"EventCode": "0x2A,0x2B",
@@ -986,6 +1006,16 @@
9861006
"UMask": "0x1",
9871007
"Unit": "cpu_core"
9881008
},
1009+
{
1010+
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
1011+
"EventCode": "0xB7",
1012+
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
1013+
"MSRIndex": "0x1a6,0x1a7",
1014+
"MSRValue": "0x10003C0002",
1015+
"SampleAfterValue": "100003",
1016+
"UMask": "0x1",
1017+
"Unit": "cpu_atom"
1018+
},
9891019
{
9901020
"BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified.",
9911021
"EventCode": "0x2A,0x2B",

‎tools/perf/pmu-events/arch/x86/meteorlake/frontend.json

Lines changed: 25 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -460,6 +460,27 @@
460460
"UMask": "0x1",
461461
"Unit": "cpu_core"
462462
},
463+
{
464+
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE]",
465+
"CounterMask": "6",
466+
"EventCode": "0x9c",
467+
"EventName": "IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE",
468+
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE]",
469+
"SampleAfterValue": "1000003",
470+
"UMask": "0x1",
471+
"Unit": "cpu_core"
472+
},
473+
{
474+
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK]",
475+
"CounterMask": "1",
476+
"EventCode": "0x9c",
477+
"EventName": "IDQ_BUBBLES.CYCLES_FE_WAS_OK",
478+
"Invert": "1",
479+
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK]",
480+
"SampleAfterValue": "1000003",
481+
"UMask": "0x1",
482+
"Unit": "cpu_core"
483+
},
463484
{
464485
"BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled",
465486
"EventCode": "0x9c",
@@ -470,22 +491,22 @@
470491
"Unit": "cpu_core"
471492
},
472493
{
473-
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled",
494+
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled [This event is alias to IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE]",
474495
"CounterMask": "6",
475496
"EventCode": "0x9c",
476497
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
477-
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
498+
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE]",
478499
"SampleAfterValue": "1000003",
479500
"UMask": "0x1",
480501
"Unit": "cpu_core"
481502
},
482503
{
483-
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled",
504+
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled [This event is alias to IDQ_BUBBLES.CYCLES_FE_WAS_OK]",
484505
"CounterMask": "1",
485506
"EventCode": "0x9c",
486507
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
487508
"Invert": "1",
488-
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
509+
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CYCLES_FE_WAS_OK]",
489510
"SampleAfterValue": "1000003",
490511
"UMask": "0x1",
491512
"Unit": "cpu_core"

‎tools/perf/pmu-events/arch/x86/meteorlake/memory.json

Lines changed: 37 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -66,6 +66,14 @@
6666
"UMask": "0x84",
6767
"Unit": "cpu_atom"
6868
},
69+
{
70+
"BriefDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.",
71+
"EventCode": "0xc3",
72+
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
73+
"SampleAfterValue": "20003",
74+
"UMask": "0x2",
75+
"Unit": "cpu_atom"
76+
},
6977
{
7078
"BriefDescription": "Number of machine clears due to memory ordering conflicts.",
7179
"EventCode": "0xc3",
@@ -75,6 +83,15 @@
7583
"UMask": "0x2",
7684
"Unit": "cpu_core"
7785
},
86+
{
87+
"BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
88+
"CounterMask": "2",
89+
"EventCode": "0x47",
90+
"EventName": "MEMORY_ACTIVITY.CYCLES_L1D_MISS",
91+
"SampleAfterValue": "1000003",
92+
"UMask": "0x2",
93+
"Unit": "cpu_core"
94+
},
7895
{
7996
"BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
8097
"CounterMask": "3",
@@ -279,6 +296,26 @@
279296
"UMask": "0x4",
280297
"Unit": "cpu_atom"
281298
},
299+
{
300+
"BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
301+
"EventCode": "0x2A,0x2B",
302+
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
303+
"MSRIndex": "0x1a6,0x1a7",
304+
"MSRValue": "0x3FBFC00001",
305+
"SampleAfterValue": "100003",
306+
"UMask": "0x1",
307+
"Unit": "cpu_core"
308+
},
309+
{
310+
"BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
311+
"EventCode": "0x2A,0x2B",
312+
"EventName": "OCR.DEMAND_RFO.L3_MISS",
313+
"MSRIndex": "0x1a6,0x1a7",
314+
"MSRValue": "0x3FBFC00002",
315+
"SampleAfterValue": "100003",
316+
"UMask": "0x1",
317+
"Unit": "cpu_core"
318+
},
282319
{
283320
"BriefDescription": "Counts demand data read requests that miss the L3 cache.",
284321
"EventCode": "0x21",

‎tools/perf/pmu-events/arch/x86/meteorlake/other.json

Lines changed: 40 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,46 @@
77
"UMask": "0x8",
88
"Unit": "cpu_core"
99
},
10+
{
11+
"BriefDescription": "Counts demand data reads that have any type of response.",
12+
"EventCode": "0x2A,0x2B",
13+
"EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
14+
"MSRIndex": "0x1a6,0x1a7",
15+
"MSRValue": "0x10001",
16+
"SampleAfterValue": "100003",
17+
"UMask": "0x1",
18+
"Unit": "cpu_core"
19+
},
20+
{
21+
"BriefDescription": "Counts demand data reads that were supplied by DRAM.",
22+
"EventCode": "0x2A,0x2B",
23+
"EventName": "OCR.DEMAND_DATA_RD.DRAM",
24+
"MSRIndex": "0x1a6,0x1a7",
25+
"MSRValue": "0x184000001",
26+
"SampleAfterValue": "100003",
27+
"UMask": "0x1",
28+
"Unit": "cpu_core"
29+
},
30+
{
31+
"BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
32+
"EventCode": "0x2A,0x2B",
33+
"EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
34+
"MSRIndex": "0x1a6,0x1a7",
35+
"MSRValue": "0x10002",
36+
"SampleAfterValue": "100003",
37+
"UMask": "0x1",
38+
"Unit": "cpu_core"
39+
},
40+
{
41+
"BriefDescription": "Counts streaming stores that have any type of response.",
42+
"EventCode": "0xB7",
43+
"EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
44+
"MSRIndex": "0x1a6,0x1a7",
45+
"MSRValue": "0x10800",
46+
"SampleAfterValue": "100003",
47+
"UMask": "0x1",
48+
"Unit": "cpu_atom"
49+
},
1050
{
1151
"BriefDescription": "Counts streaming stores that have any type of response.",
1252
"EventCode": "0x2A,0x2B",

‎tools/perf/pmu-events/arch/x86/meteorlake/pipeline.json

Lines changed: 67 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -217,6 +217,15 @@
217217
"UMask": "0x50",
218218
"Unit": "cpu_core"
219219
},
220+
{
221+
"BriefDescription": "Counts the number of mispredicted taken JCC (Jump on Conditional Code) branch instructions retired.",
222+
"EventCode": "0xc5",
223+
"EventName": "BR_MISP_RETIRED.COND_TAKEN",
224+
"PEBS": "1",
225+
"SampleAfterValue": "200003",
226+
"UMask": "0xfe",
227+
"Unit": "cpu_atom"
228+
},
220229
{
221230
"BriefDescription": "number of branch instructions retired that were mispredicted and taken.",
222231
"EventCode": "0xc5",
@@ -292,6 +301,15 @@
292301
"UMask": "0xc0",
293302
"Unit": "cpu_core"
294303
},
304+
{
305+
"BriefDescription": "Counts the number of mispredicted near taken branch instructions retired.",
306+
"EventCode": "0xc5",
307+
"EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
308+
"PEBS": "1",
309+
"SampleAfterValue": "200003",
310+
"UMask": "0x80",
311+
"Unit": "cpu_atom"
312+
},
295313
{
296314
"BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.",
297315
"EventCode": "0xc5",
@@ -733,7 +751,7 @@
733751
"Unit": "cpu_core"
734752
},
735753
{
736-
"BriefDescription": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
754+
"BriefDescription": "Bubble cycles of BAClear (Unknown Branch).",
737755
"EventCode": "0xad",
738756
"EventName": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
739757
"MSRIndex": "0x3F7",
@@ -1045,6 +1063,14 @@
10451063
"UMask": "0x3",
10461064
"Unit": "cpu_atom"
10471065
},
1066+
{
1067+
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Branch Mispredict",
1068+
"EventCode": "0x73",
1069+
"EventName": "TOPDOWN_BAD_SPECULATION.MISPREDICT",
1070+
"SampleAfterValue": "1000003",
1071+
"UMask": "0x4",
1072+
"Unit": "cpu_atom"
1073+
},
10481074
{
10491075
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a machine clear (nuke).",
10501076
"EventCode": "0x73",
@@ -1068,6 +1094,22 @@
10681094
"UMask": "0x1",
10691095
"Unit": "cpu_atom"
10701096
},
1097+
{
1098+
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stall (scheduler not being able to accept another uop). This could be caused by RSV full or load/store buffer block.",
1099+
"EventCode": "0x74",
1100+
"EventName": "TOPDOWN_BE_BOUND.MEM_SCHEDULER",
1101+
"SampleAfterValue": "1000003",
1102+
"UMask": "0x2",
1103+
"Unit": "cpu_atom"
1104+
},
1105+
{
1106+
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to IEC and FPC RAT stalls - which can be due to the FIQ and IEC reservation station stall (integer, FP and SIMD scheduler not being able to accept another uop. )",
1107+
"EventCode": "0x74",
1108+
"EventName": "TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER",
1109+
"SampleAfterValue": "1000003",
1110+
"UMask": "0x8",
1111+
"Unit": "cpu_atom"
1112+
},
10711113
{
10721114
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to mrbl stall. A 'marble' refers to a physical register file entry, also known as the physical destination (PDST).",
10731115
"EventCode": "0x74",
@@ -1076,6 +1118,14 @@
10761118
"UMask": "0x20",
10771119
"Unit": "cpu_atom"
10781120
},
1121+
{
1122+
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to ROB full",
1123+
"EventCode": "0x74",
1124+
"EventName": "TOPDOWN_BE_BOUND.REORDER_BUFFER",
1125+
"SampleAfterValue": "1000003",
1126+
"UMask": "0x40",
1127+
"Unit": "cpu_atom"
1128+
},
10791129
{
10801130
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to iq/jeu scoreboards or ms scb",
10811131
"EventCode": "0x74",
@@ -1156,6 +1206,14 @@
11561206
"UMask": "0x10",
11571207
"Unit": "cpu_atom"
11581208
},
1209+
{
1210+
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend that do not categorize into any other common frontend stall",
1211+
"EventCode": "0x71",
1212+
"EventName": "TOPDOWN_FE_BOUND.OTHER",
1213+
"SampleAfterValue": "1000003",
1214+
"UMask": "0x80",
1215+
"Unit": "cpu_atom"
1216+
},
11591217
{
11601218
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to predecode wrong",
11611219
"EventCode": "0x71",
@@ -1398,6 +1456,14 @@
13981456
"UMask": "0x1",
13991457
"Unit": "cpu_core"
14001458
},
1459+
{
1460+
"BriefDescription": "Counts the total number of uops retired.",
1461+
"EventCode": "0xc2",
1462+
"EventName": "UOPS_RETIRED.ALL",
1463+
"PEBS": "1",
1464+
"SampleAfterValue": "2000003",
1465+
"Unit": "cpu_atom"
1466+
},
14011467
{
14021468
"BriefDescription": "Cycles with retired uop(s).",
14031469
"CounterMask": "1",

‎tools/perf/pmu-events/arch/x86/meteorlake/uncore-other.json

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
[
2+
{
3+
"BriefDescription": "This 48-bit fixed counter counts the UCLK cycles.",
4+
"EventCode": "0xff",
5+
"EventName": "UNC_CLOCK.SOCKET",
6+
"PerPkg": "1",
7+
"Unit": "CLOCK"
8+
}
9+
]

0 commit comments

Comments
 (0)