Skip to content

Commit 1af2767

Browse files
macromorganmmind
authored andcommitted
clk: rockchip: rk3568: Add PLL rate for 292.5MHz
Add support for a PLL rate of 292.5MHz so that the Powkiddy RGB30 panel can run at a requested 60hz (59.96, close enough). I have confirmed this rate fits with all the constraints listed in the TRM for the VPLL (as an integer PLL) in Part 1 "Chapter 2 Clock & Reset Unit (CRU)." Signed-off-by: Chris Morgan <macromorgan@hotmail.com> Link: https://lore.kernel.org/r/20231018153357.343142-2-macroalpha82@gmail.com Signed-off-by: Heiko Stuebner <heiko@sntech.de>
1 parent b85ea95 commit 1af2767

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

drivers/clk/rockchip/clk-rk3568.c

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -72,6 +72,7 @@ static struct rockchip_pll_rate_table rk3568_pll_rates[] = {
7272
RK3036_PLL_RATE(408000000, 1, 68, 2, 2, 1, 0),
7373
RK3036_PLL_RATE(312000000, 1, 78, 6, 1, 1, 0),
7474
RK3036_PLL_RATE(297000000, 2, 99, 4, 1, 1, 0),
75+
RK3036_PLL_RATE(292500000, 1, 195, 4, 4, 1, 0),
7576
RK3036_PLL_RATE(241500000, 2, 161, 4, 2, 1, 0),
7677
RK3036_PLL_RATE(216000000, 1, 72, 4, 2, 1, 0),
7778
RK3036_PLL_RATE(200000000, 1, 100, 3, 4, 1, 0),

0 commit comments

Comments
 (0)