We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents a44422f + bfc20c2 commit a5e1fddCopy full SHA for a5e1fdd
CONTRIBUTORS.md
@@ -23,6 +23,9 @@
23
* Optimization on AMD Piledriver
24
* Optimization on Intel Haswell
25
26
+* Chris Sidebottom <chris.sidebottom@arm.com>
27
+ * Optimizations and other improvements targeting AArch64
28
+
29
## Previous Developers
30
31
* Zaheer Chothia <zaheer.chothia@gmail.com>
@@ -212,4 +215,4 @@ In chronological order:
212
215
* [2022-03] Support RISC-V Vector Intrinisc 1.0 version.
213
216
214
217
* Pablo Romero <https://github.com/pablorcum>
- * [2022-08] Fix building from sources for QNX
218
+ * [2022-08] Fix building from sources for QNX
0 commit comments