@@ -401,6 +401,7 @@ void get_cpuconfig(void)
401
401
break ;
402
402
403
403
case CPU_NEOVERSEV1 :
404
+ printf ("#define HAVE_SVE 1\n" );
404
405
case CPU_CORTEXA76 :
405
406
printf ("#define %s\n" , cpuname [d ]);
406
407
printf ("#define L1_CODE_SIZE 65536\n" );
@@ -432,6 +433,7 @@ void get_cpuconfig(void)
432
433
break ;
433
434
case CPU_NEOVERSEV2 :
434
435
printf ("#define ARMV9\n" );
436
+ printf ("#define HAVE_SVE 1\n" );
435
437
printf ("#define %s\n" , cpuname [d ]);
436
438
printf ("#define L1_CODE_SIZE 65536\n" );
437
439
printf ("#define L1_CODE_LINESIZE 64\n" );
@@ -452,6 +454,7 @@ void get_cpuconfig(void)
452
454
case CPU_CORTEXX1 :
453
455
case CPU_CORTEXX2 :
454
456
printf ("#define ARMV9\n" );
457
+ printf ("#define HAVE_SVE 1\n" );
455
458
printf ("#define %s\n" , cpuname [d ]);
456
459
printf ("#define L1_CODE_SIZE 65536\n" );
457
460
printf ("#define L1_CODE_LINESIZE 64\n" );
@@ -568,6 +571,7 @@ void get_cpuconfig(void)
568
571
break ;
569
572
case CPU_A64FX :
570
573
printf ("#define A64FX\n" );
574
+ printf ("#define HAVE_SVE 1\n" );
571
575
printf ("#define L1_CODE_SIZE 65535\n" );
572
576
printf ("#define L1_DATA_SIZE 65535\n" );
573
577
printf ("#define L1_DATA_LINESIZE 256\n" );
0 commit comments