@@ -213,7 +213,7 @@ int hookNdsRetailArm9(
213
213
extern u32 dataToPreloadAddr ;
214
214
extern u32 dataToPreloadSize ;
215
215
// extern u32 dataToPreloadFrame;
216
- extern bool romLocationAdjust (const tNDSHeader * ndsHeader , const bool laterSdk , const bool dsiBios , u32 * romLocation );
216
+ extern bool romLocationAdjust (const tNDSHeader * ndsHeader , const bool laterSdk , const bool isSdk5 , const bool dsiBios , u32 * romLocation );
217
217
extern bool dataToPreloadFound (const tNDSHeader * ndsHeader );
218
218
const char * romTid = getRomTid (ndsHeader );
219
219
const bool laterSdk = ((moduleParams -> sdk_version >= 0x2008000 && moduleParams -> sdk_version != 0x2012774 ) || moduleParams -> sdk_version == 0x20029A8 );
@@ -340,7 +340,7 @@ int hookNdsRetailArm9(
340
340
configureRomMap (ce9 , ndsHeader , dataToPreloadAddr , dsiMode );
341
341
for (u32 i = 0 ; i < dataToPreloadSize /*+dataToPreloadSize[1]*/ ; i += cacheBlockSize ) {
342
342
ce9 -> cacheAddress += cacheBlockSize ;
343
- romLocationAdjust (ndsHeader , laterSdk , (ce9 -> valueBits & b_dsiBios ), & ce9 -> cacheAddress );
343
+ romLocationAdjust (ndsHeader , laterSdk , (ce9 -> valueBits & b_dsiBios ), ( ce9 -> valueBits & b_isSdk5 ), & ce9 -> cacheAddress );
344
344
dataToPreloadSizeAligned += cacheBlockSize ;
345
345
}
346
346
ce9 -> cacheSlots -= dataToPreloadSizeAligned /cacheBlockSize ;
@@ -385,7 +385,7 @@ int hookNdsRetailArm9(
385
385
u32 addr = ce9 -> cacheAddress ;
386
386
387
387
for (int slot = 0 ; slot < ce9 -> cacheSlots ; slot ++ ) {
388
- romLocationAdjust (ndsHeader , laterSdk , (ce9 -> valueBits & b_dsiBios ), & addr );
388
+ romLocationAdjust (ndsHeader , laterSdk , (ce9 -> valueBits & b_dsiBios ), ( ce9 -> valueBits & b_isSdk5 ), & addr );
389
389
cacheAddressTable [slot ] = addr ;
390
390
addr += cacheBlockSize ;
391
391
}
0 commit comments