Skip to content

repositories Search Results · repo:0xArt/Passe_Passe_Network_Switch language:SystemVerilog

Filter by

0 files
 (66 ms)

0 files

in0xArt/Passe_Passe_Network_Switch (press backspace or delete to remove)

A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.
  • SystemVerilog
  • 9
  • Updated
    on Aug 1
Package icon

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects
ProTip! 
Press the
/
key to activate the search input again and adjust your query.
Package icon

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects
ProTip! 
Press the
/
key to activate the search input again and adjust your query.